22nm CMOS Approaches by PVD TiN or Ti-Silicide as Metal Gate

被引：1
|
作者：
Liu, C. S. [1 ]
Boccardi, G. [2 ]
Wang, H. Y. [1 ]
Lin, C. T. [1 ]
Petry, J. [2 ]
Mueller, M. [2 ]
Li, Z. [3 ]
Zhao, C. [3 ]
Yu, C. H. [1 ]
机构：
[1] TSMC, 8,Li Hsin Rd 6,Hsinchu Sci Pk, Hsinchu 30077, Taiwan
[2] NXP TSMC Res Ctr, Eindhoven, Netherlands
[3] IMEC, Leuven, Belgium
来源：
PROCEEDINGS OF TECHNICAL PROGRAM: 2009 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS | 2009年
关键词：
D O I：
10.1109/VTSA.2009.5159292
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：63 / +
页数：2
相关论文
共 50 条
  • [21] Study of nanoimprint applications toward 22nm node CMOS devices
    Yoneda, Ikuo
    Mikami, Shinji
    Ota, Takumi
    Koshiba, Takeshi
    Ito, Masamitsu
    Nakasugi, Tetsuro
    Higashiki, Tatsuhiko
    EMERGING LITHOGRAPHIC TECHNOLOGIES XII, PTS 1 AND 2, 2008, 6921
  • [22] Device and Reliability Improvement of HfSiON plus LaOx/Metal Gate Stacks for 22nm Node Application
    Huang, J.
    Kirsch, P. D.
    Heh, D.
    Kang, C. Y.
    Bersuker, G.
    Hussain, M.
    Majhi, P.
    Sivasubramani, P.
    Gilmer, D. C.
    Goel, N.
    Quevedo-Lopez, M. A.
    Young, C.
    Park, C. S.
    Park, C.
    Hung, P. Y.
    Price, J.
    Harris, H. R.
    Lee, B. H.
    Tseng, H. -H.
    Jammy, R.
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 45 - +
  • [23] A Terahertz Direct Detector in 22nm FD-SOI CMOS
    Jain, Ritesh
    Zatta, Robin
    Grzyb, Janusz
    Harame, David
    Pfeiffer, Ullrich R.
    2018 13TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2018, : 25 - 28
  • [24] Impact of Backplane Configuration on the Statistical Variability in 22nm FDSOI CMOS
    Bazizi, E. M.
    Chakarov, I.
    Herrmann, T.
    Zaka, A.
    Jiang, L.
    Wu, X.
    Pandey, S. M.
    Benistant, F.
    Reid, D.
    Brown, A. R.
    Alexander, C.
    Millar, C.
    Asenov, A.
    2015 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD), 2015, : 345 - 348
  • [25] Report from VLSI Symposium: Planar CMOS to 22nm, at most
    Borland, John
    SOLID STATE TECHNOLOGY, 2008, 51 (08) : 18 - +
  • [26] A 1Gb 2GHz Embedded DRAM in 22nm Tri-Gate CMOS Technology
    Hamzaoglu, Fatih
    Arslan, Umut
    Bisnik, Nabhendra
    Ghosh, Swaroop
    Lal, Manoj B.
    Lindert, Nick
    Meterelliyoz, Mesut
    Osborne, Randy B.
    Park, Joodong
    Tomishima, Shigeki
    Wang, Yih
    Zhang, Kevin
    2014 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2014, 57 : 230 - +
  • [27] Dual Channel FinFETs as a Single High-k/Metal Gate Solution Beyond 22nm Node
    Smith, C. E.
    Adhikari, H.
    Lee, S-H.
    Coss, B.
    Parthasarathy, S.
    Young, C.
    Sassman, B.
    Cruz, M.
    Hobbs, C.
    Majhi, P.
    Kirsch, P. D.
    Jammy, R.
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 284 - +
  • [28] Extendibility of NiPt silicide to the 22-nm node CMOS technology
    Ohuchi, Kazuya
    Lavoie, Christian
    Murray, Conal E.
    D'Emic, Chris P.
    Lauer, Issac
    Chu, Jack O.
    Yang, Bin
    Besser, Paul
    Gignac, Lynne M.
    Bruley, Johny
    Singco, Gilbert U.
    Pagette, Francois
    Topol, Anna W.
    Rooks, Michael J.
    Bucchignano, James J.
    Narayanan, Vijay
    Khare, Mukesh
    Takayangi, Mariko
    Ishimaru, Kazunari
    Park, Dae-Gyu
    Shahidi, Ghavam
    Solomon, Paul M.
    EXTENDED ABSTRACTS 2008 INTERNATIONAL WORKSHOP ON JUNCTION TECHNOLOGY, 2008, : 150 - 153
  • [29] Thermal stability of PVD TiN gate and its impacts on characteristics of CMOS transistors
    Wang, MF
    Kao, YC
    Huang, TY
    Lin, HC
    Chang, CY
    2001 6TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2001, : 36 - 39
  • [30] Gate first band edge high-k/metal stacks with EOT=0.74nm for 22nm node nFETs
    Huang, J.
    Kirsch, P. D.
    Hussain, M.
    Heh, D.
    Sivasubramani, P.
    Young, C.
    Gilmer, D. C.
    Park, C. S.
    Tan, Y. N.
    Park, C.
    Harris, H. R.
    Majhi, P.
    Bersuker, G.
    Lee, B. H.
    Tseng, H. -H.
    Jammy, R.
    2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 152 - +
12345