Forksheet FETs with Bottom Dielectric Isolation, Self-Aligned Gate Cut, and Isolation between Adjacent Source-Drain Structures

被引：13

作者：

Mertens, H. ^{[1
]}

Ritzenthaler, R. ^{[1
]}

Oniki, Y. ^{[1
]}

Gowda, P. Puttarame ^{[1
]}

Mannaert, G. ^{[1
]}

Sebaai, F. ^{[1
]}

Hikavyy, A. ^{[1
]}

Rosseel, E. ^{[1
]}

Dupuy, E. ^{[1
]}

Peter, A. ^{[1
]}

Vandersmissen, K. ^{[1
]}

Radisic, D. ^{[1
]}

Briggs, B. ^{[1
]}

Batuk, D. ^{[1
]}

Geypen, J. ^{[1
]}

Martinez-Alanis, G. ^{[1
]}

Seidel, F. ^{[1
]}

Richard, O. ^{[1
]}

Chan, B. T. ^{[1
]}

Mitard, J. ^{[1
]}

Litta, E. Dentoni ^{[1
]}

Horiguchi, N. ^{[1
]}

机构：

[1] IMEC, Leuven, Belgium

来源：

2022 INTERNATIONAL ELECTRON DEVICES MEETING, IEDM | 2022年

关键词：

D O I：

10.1109/IEDM45625.2022.10019497

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report on forksheet field-effect transistors that are isolated from the substrate by bottom dielectric isolation (BDI) formed by replacing a SiGe epitaxial layer with a dielectric film while the devices are anchored to the substrate by forksheet walls. Functional unipolar forksheet devices with BDI are demonstrated for both N- and PMOS, for wall widths down to 10 nm. In addition, we describe a scheme to isolate adjacent source-drain structures by the forksheet dielectric wall. This scheme relies on increasing wall height, by means of active area patterning hard mask engineering, to compensate for wall losses in downstream process modules. Finally, self-alignment of gate cut to active is demonstrated morphologically.

引用

页数：4

共 50 条

[31] Novel low-temperature polysilicon thin-film transistors with a self-aligned gate and raised source/drain formed by the damascene process
Chang, Kow Ming
Lin, Gin Min
Yang, Guo Liang
IEEE ELECTRON DEVICE LETTERS, 2007, 28 (09) : 806 - 808
[32] All-Inkjet-Printed Bottom-Gate Thin-Film Transistors Using UV Curable Dielectric for Well-Defined Source-Drain Electrodes
H. F. Castro
E. Sowade
J. G. Rocha
P. Alpuim
S. Lanceros-Méndez
R. R. Baumann
Journal of Electronic Materials, 2014, 43 : 2631 - 2636
[33] All-Inkjet-Printed Bottom-Gate Thin-Film Transistors Using UV Curable Dielectric for Well-Defined Source-Drain Electrodes
Castro, H. F.
Sowade, E.
Rocha, J. G.
Alpuim, P.
Lanceros-Mendez, S.
Baumann, R. R.
JOURNAL OF ELECTRONIC MATERIALS, 2014, 43 (07) : 2631 - 2636
[34] A novel low cost 65nm CMOS process architecture with self aligned isolation and W cladded source/drain
Blosse, A
Rarnkumar, K
Gopalan, P
Hsu, CT
Narayanan, S
Narasimhan, G
Gettle, R
Kapre, R
Sharifzadeh, S
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 669 - 672
[35] Convergent beam electron diffraction investigation of strain induced by Ti self-aligned silicides in shallow trench Si isolation structures
Armigliato, Aldo
Spessot, Alessio
Balboni, Roberto
Benedetti, Alessandro
Carnevale, Gianpietro
Frabboni, Stefano
Mastracchio, Gianfranco
Pavia, Giuseppe
Journal of Applied Physics, 2006, 99 (06):
[36] Vth adjustable self-aligned embedded source/drain Si/Ge nanowire FETs and dopant-free NVMs for 3D sequentially integrated circuit
Yang, Chih-Chao
Shieh, Jia-Min
Hsieh, Tung-Yang
Huang, Wen-Hsien
Wang, Hsing-Hsiang
Shen, Chang-Hong
Wu, Tsung-Ta
Chen, Chun-Yuan
Chang-Liao, Kuei-Shu
Shiu, Jung-Hau
Wu, Meng-Chyi
Yang, Fu-Liang
2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2014,
[37] USE OF TISI2 TO FORM METAL-OXIDE SILICON FIELD-EFFECT TRANSISTORS WITH SELF-ALIGNED SOURCE DRAIN AND GATE ELECTRODE
YACHI, T
SUYAMA, S
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1985, 3 (04): : 992 - 996
[38] Self-aligned Metallic Source and Drain Fin-on-Insulator FinFETs with Excellent Short Channel Effects Immunity down to 20 nm Gate Length
Zhang, Qingzhu
Li, Junjie
Tu, Hailing
Yi, Huaxiang
Yan, Jiang
Meng, Lingkuan
Yao, Jiaxin
Wang, Guilei
Cao, Zhijun
Li, Yudong
Zhang, Zhaohao
Wu, Zhenhua
Wei, Feng
Zhao, Hongbin
Gao, Jiangfeng
He, Xiaobin
Jiang, Qifeng
Xiong, Wenjuan
Xiang, Jinjuan
Zhou, Zhangyu
Lu, Yihong
Xu, Gaobo
Luo, Kun
Pan, Yu
Xu, Renren
Gu, Jie
Hou, Chaozhao
Li, Junfeng
Wang, Wenwu
2018 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2018,
[39] Convergent beam electron diffraction investigation of strain induced by Ti self-aligned silicides in shallow trench Si isolation structures
Armigliato, A
Spessot, A
Balboni, R
Benedetti, A
Carnevale, G
Frabboni, S
Mastracchio, G
Pavia, G
JOURNAL OF APPLIED PHYSICS, 2006, 99 (06)
[40] Source/Drain Formation of Self-Aligned Top-Gate Amorphous GaInZnO Thin-Film Transistors by NH3 Plasma Treatment
Kim, Sangwook
Park, Jaechui
Kim, Changjung
Song, Hun
Kim, Sunil
Park, Sungho
Yin, Huaxiang
Lee, Hyung-Ik
Lee, Eunha
Park, Youngsoo
IEEE ELECTRON DEVICE LETTERS, 2009, 30 (04) : 374 - 376

← 1 2 3 4 5 →