Forksheet FETs with Bottom Dielectric Isolation, Self-Aligned Gate Cut, and Isolation between Adjacent Source-Drain Structures

被引：13

作者：

Mertens, H. ^{[1
]}

Ritzenthaler, R. ^{[1
]}

Oniki, Y. ^{[1
]}

Gowda, P. Puttarame ^{[1
]}

Mannaert, G. ^{[1
]}

Sebaai, F. ^{[1
]}

Hikavyy, A. ^{[1
]}

Rosseel, E. ^{[1
]}

Dupuy, E. ^{[1
]}

Peter, A. ^{[1
]}

Vandersmissen, K. ^{[1
]}

Radisic, D. ^{[1
]}

Briggs, B. ^{[1
]}

Batuk, D. ^{[1
]}

Geypen, J. ^{[1
]}

Martinez-Alanis, G. ^{[1
]}

Seidel, F. ^{[1
]}

Richard, O. ^{[1
]}

Chan, B. T. ^{[1
]}

Mitard, J. ^{[1
]}

Litta, E. Dentoni ^{[1
]}

Horiguchi, N. ^{[1
]}

机构：

[1] IMEC, Leuven, Belgium

来源：

2022 INTERNATIONAL ELECTRON DEVICES MEETING, IEDM | 2022年

关键词：

D O I：

10.1109/IEDM45625.2022.10019497

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report on forksheet field-effect transistors that are isolated from the substrate by bottom dielectric isolation (BDI) formed by replacing a SiGe epitaxial layer with a dielectric film while the devices are anchored to the substrate by forksheet walls. Functional unipolar forksheet devices with BDI are demonstrated for both N- and PMOS, for wall widths down to 10 nm. In addition, we describe a scheme to isolate adjacent source-drain structures by the forksheet dielectric wall. This scheme relies on increasing wall height, by means of active area patterning hard mask engineering, to compensate for wall losses in downstream process modules. Finally, self-alignment of gate cut to active is demonstrated morphologically.

引用

页数：4

共 50 条

[11] A monolithic GaAs photovoltaic device array with a self-aligned dielectric isolation on sidewall
Kim, YG
Chen, A
Alavi, K
Shieh, TJ
COMPOUND SEMICONDUCTORS 1995, 1996, 145 : 1129 - 1132
[12] Study on the Lateral Carrier Diffusion and Source-Drain Series Resistance in Self-Aligned Top-Gate Coplanar InGaZnO Thin-Film Transistors
Hong, Sae-Young
Kim, Hee-Joong
Kim, Dae-Hwan
Jeong, Ha-Yun
Song, Sang-Hun
Cho, In-Tak
Noh, Jiyong
Yun, Pil Sang
Lee, Seok-Woo
Park, Kwon-Shik
Yoon, SooYoung
Kang, In Byeong
Kwon, Hyuck-In
SCIENTIFIC REPORTS, 2019, 9 (1)
[13] Study on the Lateral Carrier Diffusion and Source-Drain Series Resistance in Self-Aligned Top-Gate Coplanar InGaZnO Thin-Film Transistors
Sae-Young Hong
Hee-Joong Kim
Dae-Hwan Kim
Ha-Yun Jeong
Sang-Hun Song
In-Tak Cho
Jiyong Noh
Pil Sang Yun
Seok-Woo Lee
Kwon-Shik Park
SooYoung Yoon
In Byeong Kang
Hyuck-In Kwon
Scientific Reports, 9
[14] Fabrication of self-aligned drain and source on insulator MOSFET with dielectric pocket by local SIMOX technology
Lv, ZC
Zhang, H
Wang, J
Tian, LL
Li, ZJ
Sun, JY
Chen, J
Wang, X
2005 IEEE International SOI Conference, Proceedings, 2005, : 99 - 100
[15] Low-temperature formation of source-drain contacts in self-aligned amorphous oxide thin-film transistors
Naga, Manoj
Muller, Robert
Steudel, Soeren
Smout, Steve
Bhoolokama, Ajay
Myny, Kris
Schols, Sarah
Genoe, Jan
Cobb, Brian
Kumar, Abhishek
Gelinck, Gerwin
Fukui, Yusuke
Groesenekena, Guido
Heremans, Paul
JOURNAL OF INFORMATION DISPLAY, 2015, 16 (02) : 111 - 117
[16] Implementation and characterization of self-aligned double-gate TFT with thin channel and thick source/drain
Zhang, SD
Han, RQ
Sin, JKO
Chan, M
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (05) : 718 - 724
[17] Top-gate amorphous silicon TFT with self-aligned silicide source/drain and high mobility
Huang, Yifei
Hekmatshoar, Bahman
Wagner, Sigurd
Sturm, James C.
IEEE ELECTRON DEVICE LETTERS, 2008, 29 (07) : 737 - 739
[18] Substitutional-Gate MOSFETs With Composite (In0.53Ga0.47As/InAs/In0.53Ga0.47As) Channels and Self-Aligned MBE Source-Drain Regrowth
Lee, Sanghoon
Law, Jeremy J. M.
Carter, Andrew D.
Thibeault, Brian J.
Mitchell, William
Chobpattana, Varistha
Kraemer, Stephan
Stemmer, Susanne
Gossard, Arthur C.
Rodwell, Mark J. W.
IEEE ELECTRON DEVICE LETTERS, 2012, 33 (11) : 1553 - 1555
[19] Self-Aligned Bottom-Gate InGaZnO Thin-Film Transistor with Source and Drain Regions Formed by Selective Deposition of Fluorinated SiNx Passivation
Furuta, Mamoru
Jiang, Jingxin
Tatsuoka, Gengo
Wang, Dapeng
THIN FILM TRANSISTORS 12 (TFT 12), 2014, 64 (10): : 53 - 58
[20] An MOS transistor with Schottky source/drain contacts and a self-aligned low-resistance T-gate
Rishton, SA
Ismail, K
Chu, JO
Chan, K
MICROELECTRONIC ENGINEERING, 1997, 35 (1-4) : 361 - 363

← 1 2 3 4 5 →