Forksheet FETs with Bottom Dielectric Isolation, Self-Aligned Gate Cut, and Isolation between Adjacent Source-Drain Structures

被引：13

作者：

Mertens, H. ^{[1
]}

Ritzenthaler, R. ^{[1
]}

Oniki, Y. ^{[1
]}

Gowda, P. Puttarame ^{[1
]}

Mannaert, G. ^{[1
]}

Sebaai, F. ^{[1
]}

Hikavyy, A. ^{[1
]}

Rosseel, E. ^{[1
]}

Dupuy, E. ^{[1
]}

Peter, A. ^{[1
]}

Vandersmissen, K. ^{[1
]}

Radisic, D. ^{[1
]}

Briggs, B. ^{[1
]}

Batuk, D. ^{[1
]}

Geypen, J. ^{[1
]}

Martinez-Alanis, G. ^{[1
]}

Seidel, F. ^{[1
]}

Richard, O. ^{[1
]}

Chan, B. T. ^{[1
]}

Mitard, J. ^{[1
]}

Litta, E. Dentoni ^{[1
]}

Horiguchi, N. ^{[1
]}

机构：

[1] IMEC, Leuven, Belgium

来源：

2022 INTERNATIONAL ELECTRON DEVICES MEETING, IEDM | 2022年

关键词：

D O I：

10.1109/IEDM45625.2022.10019497

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report on forksheet field-effect transistors that are isolated from the substrate by bottom dielectric isolation (BDI) formed by replacing a SiGe epitaxial layer with a dielectric film while the devices are anchored to the substrate by forksheet walls. Functional unipolar forksheet devices with BDI are demonstrated for both N- and PMOS, for wall widths down to 10 nm. In addition, we describe a scheme to isolate adjacent source-drain structures by the forksheet dielectric wall. This scheme relies on increasing wall height, by means of active area patterning hard mask engineering, to compensate for wall losses in downstream process modules. Finally, self-alignment of gate cut to active is demonstrated morphologically.

引用

页数：4

共 50 条

[1] A MOS-TRANSISTOR WITH SELF-ALIGNED POLYSILICON SOURCE-DRAIN
HUANG, TY
WU, IW
CHEN, JY
IEEE ELECTRON DEVICE LETTERS, 1986, 7 (05) : 314 - 316
[2] MOSFETS WITH POLYSILICON GATES SELF-ALIGNED TO THE FIELD ISOLATION AND TO THE SOURCE AND DRAIN REGIONS
RIDEOUT, VL
SILVESTRI, VJ
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (07) : 1047 - 1052
[3] SOURCE-DRAIN CONTACT RESISTANCE IN CMOS WITH SELF-ALIGNED TiSi2.
Taur, Yuan
Sun, Jack Yuan-Chen
Moy, Dan
Wang, L.K.
Davvari, Bijan
Klepner, Stephen P.
Ting, Chung-Yu
IEEE Transactions on Electron Devices, 1987, ED-34 (03) : 575 - 580
[4] A Novel 30 nm Self-Aligned Bottom-Gate MOSFET with Edged Source/Drain-Tie
Tsai, Chen-Chi
Lin, Jyi-Tsong
Eng, Yi-Chuen
Lin, Po-Hsieh
2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 601 - 603
[5] NOVEL SELF-ALIGNED POLYSILICON-GATE MOSFETS WITH POLYSILICON SOURCE AND DRAIN
MORAVVEJFARSHI, MK
GREEN, MA
SOLID-STATE ELECTRONICS, 1987, 30 (10) : 1053 - 1062
[6] A Bottom-Gate Metal-Oxide Thin-Film Transistor With Self-Aligned Source/Drain Regions
Xia, Zhihe
Lu, Lei
Li, Jiapeng
Kwok, Hoi-Sing
Wong, Man
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (07) : 2820 - 2826
[7] A NEW SELF-ALIGNED DOUBLE SOURCE-DRAIN ION-IMPLANTATION TECHNIQUE - ENHANCED POLYSILICON OXIDATION
HSIA, S
FATEMI, R
TENG, TC
SUN, SC
SKINNER, C
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1981, 28 (10) : 1226 - 1227
[8] InGaAs Metal-Oxide-Semiconductor FETs with Self-Aligned Ni-Alloy Source/Drain
Wang, Shin-Yuan
Chien, Chao-Hsin
Lin, Jin-Ju
Chang, Chun-Yen
PROCEEDINGS OF THE 22ND INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2015), 2015, : 390 - 393
[9] NOVEL MULTILAYER MODULATION DOPED (AL, GA)AS/GAAS STRUCTURES FOR SELF-ALIGNED GATE FETS
CIRILLO, NC
FRAASCH, A
LEE, H
EASTMAN, LF
SHUR, MS
BAIER, S
ELECTRONICS LETTERS, 1984, 20 (21) : 854 - 855
[10] Carrier mobility in MOSFETs fabricated with Hf-Si-O-N gate dielectric, polysilicon gate electrode, and self-aligned source and drain
Rotondaro, ALP
Visokay, MR
Shanware, A
Chambers, JJ
Colombo, L
IEEE ELECTRON DEVICE LETTERS, 2002, 23 (10) : 603 - 605

← 1 2 3 4 5 →