IBM POWER9 PROCESSOR ARCHITECTURE

被引：70
|
作者：
Sadasivam, Satish Kumar [1 ]
Thompto, Brian W. [2 ]
Kalla, Ron [3 ]
Starke, William J. [1 ]
机构：
[1] IBM Corp, Armonk, NY 10504 USA
[2] IBM Corp, Power Syst Processor Team, Armonk, NY 10504 USA
[3] IBM Corp, Power9, Armonk, NY 10504 USA
来源：
IEEE MICRO | 2017年 / 37卷 / 02期
关键词：
accelerator; cache; CAPI; field-programmable gate array; FPGA; GPU; I/O; interconnects; memory; microarchitecture; multicore; POWER9; processor; simultaneous multithreading; SMP; SMT; symmetric multiprocessor;
D O I：
10.1109/MM.2017.40
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
THE IBM POWER9 PROCESSOR HAS AN ENHANCED CORE AND CHIP ARCHITECTURE OPTIMIZED FOR EMERGING WORKLOADS WITH SUPERIOR THREAD PERFORMANCE AND HIGHER THROUGHPUT TO SUPPORT NEXT-GENERATION COMPUTING. MULTIPLE VARIANTS OF SILICON TARGET THE SCALE-OUT AND SCALE-UP MARKETS. WITH A NEW CORE MICROARCHITECTURE DESIGN, ALONG WITH AN INNOVATIVE I/O FABRIC TO SUPPORT ACCELERATED COMPUTING REQUIREMENTS, THE POWER9 PROCESSOR MEETS THE DIVERSE COMPUTING NEEDS OF THE COGNITIVE ERA AND PROVIDES A PLATFORM FOR ACCELERATED COMPUTING.
引用
收藏
页码：40 / 51
页数：12
相关论文
共 50 条
  • [41] Low power embedded multimedia processor architecture
    Wen Shuhong
    Cui Huijuan
    Tang Kun
    CHINESE JOURNAL OF ELECTRONICS, 2007, 16 (01): : 123 - 126
  • [42] Post-Silicon Validation of the IBM POWER8 Processor
    Nahir, Amir
    Dusanapudi, Manoj
    Kapoor, Shakti
    Reick, Kevin
    Roesner, Wolfgang
    Schubert, Klaus-Dieter
    Sharp, Keith
    Wetli, Greg
    2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
  • [43] Soft-error resilience of the IBM POWER6 processor
    Sanda, Pia N.
    Kellington, Jeffrey W.
    Kudva, Prabhakar
    Kalla, Ronald
    McBeth, Ryan B.
    Ackaret, Jerry
    Lockwood, Ryan
    Schumann, John
    Jones, Christopher R.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2008, 52 (03) : 275 - 284
  • [44] IBM Power Systems built with the POWER8 architecture and processors
    Cahill, J. J.
    Nguyen, T.
    Vega, M.
    Baska, D.
    Szerdi, D.
    Pross, H.
    Arroyo, R. X.
    Nguyen, H.
    Mueller, M. J.
    Henderson, D. J.
    Moreira, J.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2015, 59 (01)
  • [45] IBM Power Systems built with the POWER8 architecture and processors
    20150800545645
    1600, IBM Corporation (59):
  • [46] POWER9™: A Processor Family Optimized for Cognitive Computing with 25Gb/s Accelerator Links and 16Gb/s PCIe Gen4
    Gonzalez, Christopher
    Fluhr, Eric
    Dreps, Daniel
    Hogenmiller, David
    Rao, Rahul
    Paredes, Jose
    Floyd, Michael
    Sperling, Michael
    Kruse, Ryan
    Ramadurai, Vinod
    Nett, Ryan
    Islam, Saiful
    Pille, Juergen
    Plass, Donald
    2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 50 - 50
  • [47] Enabling CMS Experiment to the utilization of multiple hardware architectures: a Power9 Testbed at CINECA
    Boccali, T.
    Spiga, D.
    Rodrigues, Alan Malta
    Mascheroni, M.
    Fanzago, F.
    20TH INTERNATIONAL WORKSHOP ON ADVANCED COMPUTING AND ANALYSIS TECHNIQUES IN PHYSICS RESEARCH, 2023, 2438
  • [48] Low-power consumption architecture for embedded processor
    Yoshida, Y
    Song, BY
    Okuhata, H
    Onoye, T
    Shirakawa, I
    1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 77 - 80
  • [49] Low Power Pipelined FFT Processor Architecture on FPGA
    Hassan, S. L. M.
    Sulaiman, N.
    Halim, I. S. A.
    2018 9TH IEEE CONTROL AND SYSTEM GRADUATE RESEARCH COLLOQUIUM (ICSGRC2018), 2018, : 31 - 34
  • [50] Revolver: Processor Architecture for Power Efficient Loop Execution
    Hayenga, Mitchell
    Naresh, Vignyan Reddy Kothinti
    Lipasti, Mikko H.
    2014 20TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA-20), 2014, : 591 - 602
12345