IBM POWER9 PROCESSOR ARCHITECTURE

被引:70
|
作者
Sadasivam, Satish Kumar [1 ]
Thompto, Brian W. [2 ]
Kalla, Ron [3 ]
Starke, William J. [1 ]
机构
[1] IBM Corp, Armonk, NY 10504 USA
[2] IBM Corp, Power Syst Processor Team, Armonk, NY 10504 USA
[3] IBM Corp, Power9, Armonk, NY 10504 USA
关键词
accelerator; cache; CAPI; field-programmable gate array; FPGA; GPU; I/O; interconnects; memory; microarchitecture; multicore; POWER9; processor; simultaneous multithreading; SMP; SMT; symmetric multiprocessor;
D O I
10.1109/MM.2017.40
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
THE IBM POWER9 PROCESSOR HAS AN ENHANCED CORE AND CHIP ARCHITECTURE OPTIMIZED FOR EMERGING WORKLOADS WITH SUPERIOR THREAD PERFORMANCE AND HIGHER THROUGHPUT TO SUPPORT NEXT-GENERATION COMPUTING. MULTIPLE VARIANTS OF SILICON TARGET THE SCALE-OUT AND SCALE-UP MARKETS. WITH A NEW CORE MICROARCHITECTURE DESIGN, ALONG WITH AN INNOVATIVE I/O FABRIC TO SUPPORT ACCELERATED COMPUTING REQUIREMENTS, THE POWER9 PROCESSOR MEETS THE DIVERSE COMPUTING NEEDS OF THE COGNITIVE ERA AND PROVIDES A PLATFORM FOR ACCELERATED COMPUTING.
引用
收藏
页码:40 / 51
页数:12
相关论文
共 50 条
  • [21] Data Compression Accelerator on IBM POWER9 and z15 Processors
    Abali, Bulent
    Blaner, Bart
    Reilly, John
    Klein, Matthias
    Mishra, Ashutosh
    Agricola, Craig B.
    Sendir, Bedri
    Buyuktosunoglu, Alper
    Jacobi, Christian
    Starke, William J.
    Myneni, Haren
    Wang, Charlie
    2020 ACM/IEEE 47TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2020), 2020, : 1 - 14
  • [22] IBM POWER9 circuit design and energy optimization for 14-nm technology
    Fluhr, E. J.
    Rao, R. M.
    Smith, H.
    Buyuktosunoglu, A.
    Bertran, R.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2018, 62 (4-5)
  • [23] Performance of the Particle-in-Cell Method with the Intel (Broadwell, KNL) and IBM Power9 Architectures
    Berendeev, Evgeny
    Snytnikov, Alexey
    Efimova, Anna
    SUPERCOMPUTING (RUSCDAYS 2019), 2019, 1129 : 610 - 624
  • [24] CGYRO Performance on Power9 CPUs and Volta GPUs
    Sfiligoi, I
    Candy, J.
    Kostuk, M.
    HIGH PERFORMANCE COMPUTING, ISC HIGH PERFORMANCE 2018, 2018, 11203 : 365 - 372
  • [25] Survey on software tools that implement deep learning algorithms on intel/x86 and IBM/Power8/Power9 platforms
    Shaikhislamov D.
    Sozykin A.
    Voevodin V.
    Supercomputing Frontiers and Innovations, 2019, 6 (04) : 57 - 83
  • [26] Hardware Acceleration in the IBM PowerEN Processor: Architecture and Performance
    Krishna, Anil
    Heil, Timothy
    Lindberg, Nicholas
    Toussi, Farnaz
    VanderWiel, Steven
    PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT'12), 2012, : 389 - 399
  • [27] IBM RISC SYSTEM-6000 PROCESSOR ARCHITECTURE
    OEHLER, RR
    GROVES, RD
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1990, 34 (01) : 23 - 36
  • [28] IBM's POWER10 Processor
    Starke, William J.
    Thompto, Brian W.
    Stuecheli, Jeff A.
    Moreira, Jose E.
    IEEE MICRO, 2021, 41 (02) : 7 - 14
  • [29] Power efficient processor architecture and the cell processor
    Hofstee, HP
    11TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2005, : 258 - 262
  • [30] Heterogeneous CPU/GPU co-execution of CFD simulations on the POWER9 architecture: Application to airplane aerodynamics
    Borrell, R.
    Dosimont, D.
    Garcia-Gasulla, M.
    Houzeaux, G.
    Lehmkuhl, O.
    Mehta, V
    Owen, H.
    Vazquez, M.
    Oyarzun, G.
    FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2020, 107 : 31 - 48