Dynamic Study of the Gate of an n-MOS Microfluidic Transistor for Computational Microfluidics

被引:0
|
作者
Franco, Emilio [1 ]
Perdigones, Francisco [1 ]
Luque, Antonio [1 ]
Manuel Quero, Jose [1 ]
机构
[1] Univ Seville, Elect Engn Dept, Seville, Spain
来源
2017 SPANISH CONFERENCE ON ELECTRON DEVICES (CDE) | 2017年
关键词
Bimembrane structure; MEMS; micro fluidic transistors; POSITIVE GAIN; MEMS; MICROVALVE;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports for the first time the concept of maximum working frequency of the nMOS microfluidic transistor, commenting the importance of this value on the operation of the device for computational microfluidics. The main component of the microfluidic transistors is the gate, that is, the structure where the actuation takes place. For nMOS microfluidic transistors, this part is a microstructure which includes two membranes, namely, a small membrane and large membrane, linked each other by a column. The natural frequencies of the gate have to be known in order to avoid undesired behaviors. In this paper, a numerical dynamic analysis using Finite Element Method is performed in order to obtain the natural frequencies of this kind of structures, and specially the effects of those results in the whole behavior of the nMOS microfluidic transistor. The study is performed using the parameters of a fabricated microfluidic transistor, where the microstructure of the gate was correctly designed using SU-8 as material. The results show the first natural frequencies at about 4.15 kHz. This value is proposed as maximum working frequency of that particular microfluidic transistor.
引用
收藏
页数:4
相关论文
共 50 条
  • [31] Quantum Dot Gate (QDG) FETs to Fabricate n-MOS Inverters Exhibiting 3-State Logic
    Mays R.
    Khan B.
    Gudlavalleti R.
    Almalki A.
    Salas A.
    Maramo J.
    Perez E.
    Adamson Z.
    Liu K.
    Owczarczyk M.
    Abdelgulil A.
    Jain F.
    International Journal of High Speed Electronics and Systems, 2022, 31 (1-4)
  • [32] n-MOS Transistor Impact Ionization Boosted by Cumulative Stress Degradation in a 250-nm SiGe BiCMOS Technology
    Gutierrez-D, Edmundo A.
    Otero C, Alan Y.
    Xiomara Ribero, F.
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2023, 11 : 681 - 686
  • [33] IDENTIFICATION AND LOCALIZATION OF GATE OXIDE WEAKNESSES IN N-MOS TRANSISTORS THROUGH FOWLER-NORDHEIM TUNNELING AND SPICE SIMULATION
    KRAKAUER, D
    DOYLE, BS
    ELECTRONICS LETTERS, 1990, 26 (04) : 230 - 231
  • [34] A quantitative study of the dynamic response of compliant microfluidic chips in a microfluidics context
    Hebert, Marie
    Huissoon, Jan
    Ren, Carolyn L.
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2022, 32 (08)
  • [35] Non-classical hot-electron gate current in the deep submicrometer N-MOS flash memory cell
    Zhang, Y.
    Ang, D. S.
    Kuan, H. P.
    Tan, K. T.
    IPFA 2006: PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2006, : 75 - +
  • [36] A UNIFIED EXPLANATION FOR GATE CURRENT IN N-MOS DEVICES BASED ON HOT-ELECTRONS AND THE POOLE-FRENKEL EFFECT
    HARRELL, WR
    FREY, J
    MICROELECTRONIC ENGINEERING, 1993, 22 (1-4) : 281 - 284
  • [37] HIGH-PERFORMANCE 0.5-MU-M N-MOS TECHNOLOGY WITH THIN NITRIDED OXIDE AS GATE DIELECTRIC
    DACOSTA, JC
    GUEGAN, G
    LERME, M
    REY, A
    GUERIN, M
    DALZOTTO, B
    ROUSSIN, JC
    ELECTRONICS LETTERS, 1989, 25 (17) : 1181 - 1183
  • [38] Lateral insulated gate p-i-n transistor (LIGPT) - A new MOS gate lateral power device
    Huang, AQ
    IEEE ELECTRON DEVICE LETTERS, 1996, 17 (06) : 297 - 299
  • [39] RELAXABLE DAMAGE IN HOT-CARRIER STRESSING OF N-MOS TRANSISTORS OXIDE TRAPS IN THE NEAR INTERFACIAL REGION OF THE GATE OXIDE
    BOURCERIE, M
    DOYLE, BS
    MARCHETAUX, JC
    SORET, JC
    BOUDOU, A
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (03) : 708 - 717
  • [40] Reduced Gate-Leakage Current and Charge Trapping Characteristics of Dysprosium-Incorporated HfO2 Gate-Oxide n-MOS Devices
    Lee, Tackhwi
    Banerjee, Sanjay K.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (02) : 562 - 566