Dynamic Study of the Gate of an n-MOS Microfluidic Transistor for Computational Microfluidics

被引:0
|
作者
Franco, Emilio [1 ]
Perdigones, Francisco [1 ]
Luque, Antonio [1 ]
Manuel Quero, Jose [1 ]
机构
[1] Univ Seville, Elect Engn Dept, Seville, Spain
来源
2017 SPANISH CONFERENCE ON ELECTRON DEVICES (CDE) | 2017年
关键词
Bimembrane structure; MEMS; micro fluidic transistors; POSITIVE GAIN; MEMS; MICROVALVE;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports for the first time the concept of maximum working frequency of the nMOS microfluidic transistor, commenting the importance of this value on the operation of the device for computational microfluidics. The main component of the microfluidic transistors is the gate, that is, the structure where the actuation takes place. For nMOS microfluidic transistors, this part is a microstructure which includes two membranes, namely, a small membrane and large membrane, linked each other by a column. The natural frequencies of the gate have to be known in order to avoid undesired behaviors. In this paper, a numerical dynamic analysis using Finite Element Method is performed in order to obtain the natural frequencies of this kind of structures, and specially the effects of those results in the whole behavior of the nMOS microfluidic transistor. The study is performed using the parameters of a fabricated microfluidic transistor, where the microstructure of the gate was correctly designed using SU-8 as material. The results show the first natural frequencies at about 4.15 kHz. This value is proposed as maximum working frequency of that particular microfluidic transistor.
引用
收藏
页数:4
相关论文
共 50 条
  • [21] RECONCILIATION OF DIFFERENT GATE-VOLTAGE DEPENDENCIES OF 1/F NOISE IN N-MOS AND P-MOS TRANSISTORS
    SCOFIELD, JH
    BORLAND, N
    FLEETWOOD, DM
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (11) : 1946 - 1952
  • [22] 30nm physical gate length CMOS transistors with 1.0 ps n-MOS and 1.7 ps p-MOS gate delays
    Chau, R
    Kavalieros, J
    Roberds, B
    Schenker, R
    Lionberger, D
    Barlage, D
    Doyle, B
    Arghavani, R
    Murthy, A
    Dewey, G
    INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 45 - 48
  • [23] The evolution of the substrate-drain junction parameters during electrical ageing for n-MOS transistor characterization
    de la Bardonnie, M
    Mialhe, P
    Charles, JP
    JOURNAL OF PHYSICS D-APPLIED PHYSICS, 1998, 31 (01) : 151 - 157
  • [24] TIME-DOMAIN SENSITIVITY ANALYSIS OF DYNAMIC SENSE AMPLIFIER OF AN N-MOS DYNAMIC RAM.
    Jain, Navneet K.
    Visweswaran, G.S.
    Bhattacharyya, A.B.
    1600, (CAS-33):
  • [25] FAULT TOLERANCE IN N-MOS RANDOM-ACCESS MEMORIES WITH DYNAMIC REDUNDANCY METHODS
    NAIDU, RV
    MAHAPATRA, S
    MICROELECTRONICS AND RELIABILITY, 1988, 28 (02): : 193 - 200
  • [26] High-field degradation of poly-Si gate p-MOS and n-MOS devices with nitrided oxides
    Krause, Gernot
    Beug, M. Florian
    Ferretti, Ruediger
    Prasad, Sharad
    Hofmann, Karl R.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2006, 6 (03) : 473 - 478
  • [27] MODIFICATIONS TO MOS-TRANSISTOR MODEL CASMOS FOR INCREASED ACCURACY OF DC SIMULATIONS OF HEAVILY CHANNEL-DOPED N-MOS DEVICES
    BRASSINGTON, MP
    DUCKWORTH, CN
    ELECTRONICS LETTERS, 1983, 19 (12) : 447 - 449
  • [28] DESIGN OF DYNAMIC TERNARY LOGIC USING FLOATING-GATE MOS TRANSISTOR
    Hang, Guoqiang
    Li, Xiaohua
    Hu, Xiaohui
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [29] n-MOS transistor impact ionization boosted by cumulative stress degradation in a 250 nm SiGe BiCMOS technology
    Gutierrez, Edmundo A. D.
    Otero, Alan Y. C.
    Ribero, Xiomara F.
    2022 IEEE LATIN AMERICAN ELECTRON DEVICES CONFERENCE (LAEDC), 2022,
  • [30] A dynamic n-buffer insulated gate bipolar transistor
    Huang, S
    Sheng, K
    Udrea, F
    Amaratunga, GAJ
    SOLID-STATE ELECTRONICS, 2001, 45 (01) : 173 - 182