Dynamic Study of the Gate of an n-MOS Microfluidic Transistor for Computational Microfluidics

被引:0
|
作者
Franco, Emilio [1 ]
Perdigones, Francisco [1 ]
Luque, Antonio [1 ]
Manuel Quero, Jose [1 ]
机构
[1] Univ Seville, Elect Engn Dept, Seville, Spain
来源
2017 SPANISH CONFERENCE ON ELECTRON DEVICES (CDE) | 2017年
关键词
Bimembrane structure; MEMS; micro fluidic transistors; POSITIVE GAIN; MEMS; MICROVALVE;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports for the first time the concept of maximum working frequency of the nMOS microfluidic transistor, commenting the importance of this value on the operation of the device for computational microfluidics. The main component of the microfluidic transistors is the gate, that is, the structure where the actuation takes place. For nMOS microfluidic transistors, this part is a microstructure which includes two membranes, namely, a small membrane and large membrane, linked each other by a column. The natural frequencies of the gate have to be known in order to avoid undesired behaviors. In this paper, a numerical dynamic analysis using Finite Element Method is performed in order to obtain the natural frequencies of this kind of structures, and specially the effects of those results in the whole behavior of the nMOS microfluidic transistor. The study is performed using the parameters of a fabricated microfluidic transistor, where the microstructure of the gate was correctly designed using SU-8 as material. The results show the first natural frequencies at about 4.15 kHz. This value is proposed as maximum working frequency of that particular microfluidic transistor.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] Proposal of 3-dimensional independent triple-gate MOS transistor with dynamic current control
    Okuyama, Kiyoshi
    Yoshikawa, Koji
    Sunami, Hideo
    2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 132 - +
  • [42] INSULATED GATE P-I-N TRANSISTOR - A NEW MOS CONTROLLED SWITCHING POWER DEVICE
    HUANG, AQ
    IEEE ELECTRON DEVICE LETTERS, 1995, 16 (09) : 408 - 410
  • [43] Fabrication and characterization of germanium n-MOS and n-MOSFET with thermally oxidized yttrium gate insulator: Formation of underlying germanium oxide and its electrical characteristics
    Wen, Wei-Chen
    Wang, Dong
    Nakashima, Hiroshi
    Yamamoto, Keisuke
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2023, 162
  • [44] Simulation Study on A New Dual-Material Nanowire MOS Surrounding-Gate Transistor
    Zhou, Wang
    Zhang, Lining
    Xu, Yiwen
    Chen, Lin
    He, Frank
    INEC: 2010 3RD INTERNATIONAL NANOELECTRONICS CONFERENCE, VOLS 1 AND 2, 2010, : 189 - +
  • [45] Simulation Study on a New Dual-Material Nanowire MOS Surrounding-Gate Transistor
    Zhou, Wang
    Zhang, Lining
    Chen, Lin
    Xu, Yiwen
    Wu, Wen
    He, Jin
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2011, 11 (12) : 11006 - 11010
  • [46] CHARACTERIZATION OF OXIDE TRAP AND INTERFACE TRAP CREATION DURING HOT-CARRIER STRESSING OF N-MOS TRANSISTORS USING THE FLOATING-GATE TECHNIQUE
    DOYLE, BS
    FARICELLI, J
    MISTRY, KR
    VUILLAUME, D
    IEEE ELECTRON DEVICE LETTERS, 1993, 14 (02) : 63 - 65
  • [47] InGaAs n-MOS devices integrated using ALD-HfO2/metal gate without surface cleaning and interfacial layer passivation
    Chang, Y. C.
    Huang, M. L.
    Lee, Y. J.
    Lee, K. Y.
    Lin, T. D.
    Hong, M.
    Kwo, J.
    Liao, C. C.
    Cheng, K. Y.
    Lay, T. S.
    2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, 2007, : 28 - +
  • [48] Dynamic Ternary Logic Gate Using Neuron-MOS Literal Circuit and Double Pass-Transistor Logic
    Hang, Guoqiang
    Yang, Yang
    Zhang, Danyan
    Hu, Xiaohui
    PROCEEDINGS OF 2016 12TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND SECURITY (CIS), 2016, : 82 - 86
  • [49] A self-aligned, electrically separable double-gate MOS transistor technology for dynamic threshold voltage application
    Zhang, SD
    Lin, XN
    Huang, R
    Han, RQ
    Chan, MS
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (11) : 2297 - 2300
  • [50] Photoluminescence study of resonant tunneling transistor with p+n-junction gate
    Ohno, Yutaka
    Kishimoto, Shigeru
    Maezawa, Koichi
    Mizutani, Takashi
    1600, JJAP, Tokyo, Japan (39):