RACE: RISC-V SoC for En/decryption Acceleration on the Edge for Homomorphic Computation

被引:5
|
作者
Azad, Zahra [1 ]
Yang, Guowei [1 ]
Agrawal, Rashmi [1 ]
Petrisko, Daniel [2 ]
Taylor, Michael [2 ]
Joshi, Ajay [1 ]
机构
[1] Boston Univ, Boston, MA 02215 USA
[2] Univ Washington, Seattle, WA 98195 USA
关键词
ENCRYPTION; PERFORMANCE;
D O I
10.1145/3531437.3539725
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As more and more edge devices connect to the cloud to use its storage and compute capabilities, they bring in security and data privacy concerns. Homomorphic Encryption (HE) is a promising solution to maintain data privacy by enabling computations on the encrypted user data in the cloud. While there has been a lot of work on accelerating HE computation in the cloud, little attention has been paid to optimize the en/decryption on the edge. Therefore, in this paper, we present RACE, a custom-designed area- and energy-efficient SoC for en/decryption of data for HE. Owing to similar operations in en/decryption, RACE unifies the en/decryption datapath to save area. RACE efficiently exploits techniques like memory reuse and data reordering to utilize minimal amount of on-chip memory. We evaluate RACE using a complete RTL design containing a RISC-V processor and our unified accelerator. Our analysis shows that, for the end-to-end en/decryption, using RACE leads to, on average, 48x to 39729x (for a wide range of security parameters) more energy-efficient solution than purely using a processor.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] RISE: RISC-V SoC for En/Decryption Acceleration on the Edge for Homomorphic Encryption
    Azad, Zahra
    Yang, Guowei
    Agrawal, Rashmi
    Petrisko, Daniel
    Taylor, Michael
    Joshi, Ajay
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (10) : 1523 - 1536
  • [2] Al Acceleration with RISC-V for Edge Computing
    Yang, Chia-Hsiang
    2020 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2020,
  • [3] RISC-V based SoC Platform for Neural Network Acceleration
    Rodriguez, Nicolas
    Gigena Ivanovich, Diego
    Villemur, Martin
    Julian, Pedro
    2024 ARGENTINE CONFERENCE ON ELECTRONICS, CAE, 2024, : 142 - 147
  • [4] GAP-8: A RISC-V SoC for AI at the Edge of the IoT
    Flamand, Eric
    Rossi, Davide
    Conti, Francesco
    Loi, Igor
    Pullini, Antonio
    Rotenberg, Florent
    benini, Luca
    2018 IEEE 29TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2018, : 69 - 72
  • [5] Exposing Data Value On a Risc-V Based SoC
    Talaki, E. Bertrand
    Des Noes, Mathieu Bouvier
    Savry, Olivier
    Hely, David
    Bacles-Min, Simone
    Lemaire, Romain
    PROCEEDINGS OF THE 2021 IEEE INTERNATIONAL CONFERENCE ON PHYSICAL ASSURANCE AND INSPECTION ON ELECTRONICS (PAINE), 2021,
  • [6] A RISC-V ISA Compatible Processor IP for SoC
    Budi, Suseela
    Gupta, Pradeep
    Varghese, Kuruvilla
    Bharadwaj, Amrutur
    2018 INTERNATIONAL SYMPOSIUM ON DEVICES, CIRCUITS AND SYSTEMS (ISDCS), 2018,
  • [7] RISC-V:改变SoC器件的开发
    Ted Marena
    中国电子商情(基础电子), 2017, (12) : 34 - 35
  • [8] Embedded TCP/IP Controller for a RISC-V SoC
    Tsai, Chun-Jen
    Lee, Yi-De
    PROCEEDINGS OF THE 2022 IFIP/IEEE 30TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2022,
  • [9] A Hardware Security Evaluation Platform on RISC-V SoC
    Cheng, Xiaolong
    Cui, Aijiao
    Jin, Yier
    8TH INTERNATIONAL TEST CONFERENCE IN ASIA, ITC-ASIA 2024, 2024,
  • [10] Reconfigurable RISC-V Secure Processor And SoC Integration
    Zang, Zhenya
    Liu, Yao
    Cheung, Ray C. C.
    2019 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2019, : 827 - 832