RACE: RISC-V SoC for En/decryption Acceleration on the Edge for Homomorphic Computation

被引:5
|
作者
Azad, Zahra [1 ]
Yang, Guowei [1 ]
Agrawal, Rashmi [1 ]
Petrisko, Daniel [2 ]
Taylor, Michael [2 ]
Joshi, Ajay [1 ]
机构
[1] Boston Univ, Boston, MA 02215 USA
[2] Univ Washington, Seattle, WA 98195 USA
关键词
ENCRYPTION; PERFORMANCE;
D O I
10.1145/3531437.3539725
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As more and more edge devices connect to the cloud to use its storage and compute capabilities, they bring in security and data privacy concerns. Homomorphic Encryption (HE) is a promising solution to maintain data privacy by enabling computations on the encrypted user data in the cloud. While there has been a lot of work on accelerating HE computation in the cloud, little attention has been paid to optimize the en/decryption on the edge. Therefore, in this paper, we present RACE, a custom-designed area- and energy-efficient SoC for en/decryption of data for HE. Owing to similar operations in en/decryption, RACE unifies the en/decryption datapath to save area. RACE efficiently exploits techniques like memory reuse and data reordering to utilize minimal amount of on-chip memory. We evaluate RACE using a complete RTL design containing a RISC-V processor and our unified accelerator. Our analysis shows that, for the end-to-end en/decryption, using RACE leads to, on average, 48x to 39729x (for a wide range of security parameters) more energy-efficient solution than purely using a processor.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] A Heterogeneous RISC-V Based SoC for Secure Nano-UAV Navigation
    Valente, Luca
    Nadalini, Alessandro
    Veeran, Asif Hussain Chiralil
    Sinigaglia, Mattia
    Sa, Bruno
    Wistoff, Nils
    Tortorella, Yvan
    Benatti, Simone
    Psiakis, Rafail
    Kulmala, Ari
    Mohammad, Baker
    Pinto, Sandro
    Palossi, Daniele
    Benini, Luca
    Rossi, Davide
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (05) : 2266 - 2279
  • [42] An FPGA Implementation of a RISC-V Based SoC System for Image Processing Applications
    Gholizadehazari, Erfan
    Ayhan, Tuba
    Ors, Berna
    29TH IEEE CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS (SIU 2021), 2021,
  • [43] A UVM Verification Platform for RISC-V SoC from Module to System Level
    Wang, Jiayi
    Tan, Nianxiong
    Zhou, Yangfan
    Li, Ting
    Xia, Junhu
    2020 THE 5TH IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM 2020), 2020, : 242 - 246
  • [44] RV-SCNN: A RISC-V Processor With Customized Instruction Set for SNN and CNN Inference Acceleration on Edge Platforms
    Wang, Xingbo
    Feng, Chenxi
    Kang, Xinyu
    Wang, Qi
    Huang, Yucong
    Ye, Terry Tao
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 44 (04) : 1567 - 1580
  • [45] On the Containerization and Orchestration of RISC-V architectures for Edge-Cloud computing
    Lumpp, Francesco
    Barchi, Francesco
    Acquaviva, Andrea
    Bombieri, Nicola
    PROCEEDINGS OF 3RD ECLIPSE SECURITY, AI, ARCHITECTURE AND MODELLING CONFERENCE ON CLOUD TO EDGE CONTINUUM, ESAAM 2023, 2023, : 21 - 28
  • [46] Transition Factors of Power Consumption Models for CPA Attacks on Cryptographic RISC-V SoC
    Tran, Thai-Ha
    Dao, Ba-Anh
    Hoang, Trong-Thuc
    Hoang, Van-Phuc
    Pham, Cong-Kha
    IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (09) : 2689 - 2700
  • [47] Sargantana: An Academic SoC RISC-V Processor in 22nm FDSOI Technology
    Doblas, Max
    Candon, Gerard
    Carril, Xavier
    Dominguez, Marc
    Erra, Enric
    Gonzalez, Alberto
    Hernandez, Cesar
    Jimenez, Victor
    Kostalampros, Vatistas
    Langarita, Ruben
    Leyva, Neiel
    Lopez-Paradis, Guillem
    Mendoza, Jonnatan
    Oltra, Josep
    Pavon, Julian
    Ramirez, Cristobal
    Rodas, Narcis
    Reggiani, Enrico
    Rodriguez, Mario
    Rojas, Carlos
    Ruiz, Abraham
    Safadi, Hugo
    Soria, Victor
    Suanes, Alejandro
    Vargas, Ivan
    Arreza, Fernando
    Figueras, Roger
    Fontova-Muste, Pau
    Marimon, Joan
    Martinez, Ricardo
    Moreno, Sergio
    Sacristan, Jordi
    Alonso, Oscar
    Aragones, Xavier
    Cristal, Adrian
    Dieguez, Angel
    Lopez, Manuel
    Mateo, Diego
    Moll, Francesc
    Moreto, Miquel
    Palomar, Oscar
    Ramirez, Marco A.
    Serra-Graells, Francesc
    Sonmez, Nehir
    Teres, Lluis
    Unsal, Osman
    Valero, Mateo
    Villa, Luis
    2023 38TH CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS, DCIS, 2023,
  • [48] A Generated Multirate Signal Analysis RISC-V SoC in 16nm FinFET
    Bailey, Stevo
    Han, Jaeduk
    Rigge, Paul
    Lin, Richard
    Chang, Eric
    Mao, Howard
    Wang, Zhongkai
    Markley, Chick
    Izraelevitz, Adam
    Wang, Angie
    Narevsky, Nathan
    Bae, Woorham
    Shauck, Steve
    Montano, Sergio
    Norsworthy, Justin
    Razzaque, Munir
    Ma, Wen Hau
    Lentiro, Akalu
    Doerflein, Matthew
    Heckendorn, Darin
    McGrath, Jim
    DeSeta, Franco
    Shoham, Ronen
    Stellfox, Mike
    Snowden, Mark
    Cole, Joseph
    Fuhrman, Dan
    Richards, Brian
    Bachrach, Jonathan
    Alon, Elad
    Nikolic, Borivoje
    2018 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC): PROCEEDINGS OF TECHNICAL PAPERS, 2018, : 285 - 288
  • [49] 基于RISC-V架构的行人定位SoC系统设计
    喻胜
    史超凡
    太赫兹科学与电子信息学报, 2024, 22 (09) : 959 - 966
  • [50] A RISC-V Based Medical Implantable SoC for High Voltage and Current Tissue Stimulus
    Arnaud, A.
    Miguez, M.
    Gak, J.
    Puyol, R.
    Garcia-Ramirez, R.
    Solera-Bolanos, E.
    Castro-Gonzalez, R.
    Molina-Robles, R.
    Chacon-Rodriguez, A.
    Rimolo-Donadio, R.
    2020 IEEE 11TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2020,