RACE: RISC-V SoC for En/decryption Acceleration on the Edge for Homomorphic Computation

被引:5
|
作者
Azad, Zahra [1 ]
Yang, Guowei [1 ]
Agrawal, Rashmi [1 ]
Petrisko, Daniel [2 ]
Taylor, Michael [2 ]
Joshi, Ajay [1 ]
机构
[1] Boston Univ, Boston, MA 02215 USA
[2] Univ Washington, Seattle, WA 98195 USA
关键词
ENCRYPTION; PERFORMANCE;
D O I
10.1145/3531437.3539725
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As more and more edge devices connect to the cloud to use its storage and compute capabilities, they bring in security and data privacy concerns. Homomorphic Encryption (HE) is a promising solution to maintain data privacy by enabling computations on the encrypted user data in the cloud. While there has been a lot of work on accelerating HE computation in the cloud, little attention has been paid to optimize the en/decryption on the edge. Therefore, in this paper, we present RACE, a custom-designed area- and energy-efficient SoC for en/decryption of data for HE. Owing to similar operations in en/decryption, RACE unifies the en/decryption datapath to save area. RACE efficiently exploits techniques like memory reuse and data reordering to utilize minimal amount of on-chip memory. We evaluate RACE using a complete RTL design containing a RISC-V processor and our unified accelerator. Our analysis shows that, for the end-to-end en/decryption, using RACE leads to, on average, 48x to 39729x (for a wide range of security parameters) more energy-efficient solution than purely using a processor.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] A Soft RISC-V Vector Processor for Edge-AI
    Chander, V. Naveen
    Varghese, Kuruvilla
    2022 35TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID 2022) HELD CONCURRENTLY WITH 2022 21ST INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (ES 2022), 2022, : 263 - 268
  • [32] Hardware Acceleration Method Using RISC-V Core with No ISA Extensions
    Wygrzywalski, Mateusz
    Skrzypiec, Pawel
    Szczygiel, Robert
    2024 31ST INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM, MIXDES 2024, 2024, : 265 - 269
  • [33] SHORE: Hardware/Software Method for Memory Safety Acceleration on RISC-V
    Dow, Hsu-Kang
    Li, Tuo
    Miles, William
    Parameswaran, Sri
    2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 289 - 294
  • [34] Efficient Verification Framework for RISC-V Instruction Extensions with FPGA Acceleration
    Jiang, Zijian
    Zheng, Keran
    Bao, Yungang
    Shi, Kan
    2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024, 2024, : 345 - 350
  • [35] Customized Instruction on RISC-V for Winograd-Based Convolution Acceleration
    Wang, Shihang
    Zhu, Jianghan
    Wang, Qi
    He, Can
    Ye, Terry Tao
    2021 IEEE 32ND INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2021), 2021, : 65 - 68
  • [36] A Survey and Analysis on SoC Platform Security in ARM, Intel and RISC-V Architecture
    Nicholas, Geraldine Shirley
    Gui, Yutian
    Saqib, Fareena
    2020 IEEE 63RD INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2020, : 718 - 721
  • [37] Exploring Storage Device Characteristics of A RISC-V Little-core SoC
    Lu, Tao
    2021 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE AND STORAGE (NAS), 2021, : 178 - 181
  • [38] Integrating NVIDIA Deep Learning Accelerator (NVDLA) with RISC-V SoC on FireSim
    Farshchi, Farzad
    Huang, Qijing
    Yun, Heechul
    2019 2ND WORKSHOP ON ENERGY EFFICIENT MACHINE LEARNING AND COGNITIVE COMPUTING FOR EMBEDDED APPLICATIONS (EMC2 2019), 2019, : 21 - 25
  • [39] 基于RISC-V处理器的SOC平台研究
    周佳凯
    曾庆立
    钟戴元
    薛浪
    唐瑞东
    电子制作, 2024, 32 (21) : 54 - 57
  • [40] Fast Packet Classification using RISC-V and HyperSplit Acceleration on FPGA
    Pnevmatikou, Arsinoe
    Lentaris, George
    Soudris, Dimitrios
    Kokkalis, Nikos
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,