RACE: RISC-V SoC for En/decryption Acceleration on the Edge for Homomorphic Computation

被引:5
|
作者
Azad, Zahra [1 ]
Yang, Guowei [1 ]
Agrawal, Rashmi [1 ]
Petrisko, Daniel [2 ]
Taylor, Michael [2 ]
Joshi, Ajay [1 ]
机构
[1] Boston Univ, Boston, MA 02215 USA
[2] Univ Washington, Seattle, WA 98195 USA
关键词
ENCRYPTION; PERFORMANCE;
D O I
10.1145/3531437.3539725
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As more and more edge devices connect to the cloud to use its storage and compute capabilities, they bring in security and data privacy concerns. Homomorphic Encryption (HE) is a promising solution to maintain data privacy by enabling computations on the encrypted user data in the cloud. While there has been a lot of work on accelerating HE computation in the cloud, little attention has been paid to optimize the en/decryption on the edge. Therefore, in this paper, we present RACE, a custom-designed area- and energy-efficient SoC for en/decryption of data for HE. Owing to similar operations in en/decryption, RACE unifies the en/decryption datapath to save area. RACE efficiently exploits techniques like memory reuse and data reordering to utilize minimal amount of on-chip memory. We evaluate RACE using a complete RTL design containing a RISC-V processor and our unified accelerator. Our analysis shows that, for the end-to-end en/decryption, using RACE leads to, on average, 48x to 39729x (for a wide range of security parameters) more energy-efficient solution than purely using a processor.
引用
收藏
页数:6
相关论文
共 50 条
  • [21] Optimizing LU Decomposition with RISC-V Based Hardware Acceleration
    Bhargavi, Mekala Bindu
    Harshith, Grandhala Sri Sai
    Parameswaran, Sri
    Soumya, J.
    2024 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, ISVLSI, 2024, : 210 - 215
  • [22] RISC-V Barrel Processor for Deep Neural Network Acceleration
    AskariHemmat, MohammadHossein
    Bilaniuk, Olexa
    Wagner, Sean
    Savaria, Yvon
    David, Jean-Pierre
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [23] Post-Quantum Signatures on RISC-V with Hardware Acceleration
    Karl, Patrick
    Schupp, Jonas
    Fritzmann, Tim
    Sigl, Georg
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2024, 23 (02)
  • [24] A RISC-V SoC for Mobile Payment Based on Visible Light Communication
    Zhong, Xinchao
    Sham, Chiu-Wing
    Ma, Longyu
    APCCAS 2020: PROCEEDINGS OF THE 2020 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2020), 2020, : 102 - 105
  • [25] Secure Boot Design for a RISC-V Based SoC and Implementation on an FPGA
    Adiguzel, Yasin
    Yalcin, Siddika Berna Ors
    32ND IEEE SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE, SIU 2024, 2024,
  • [26] Spread Spectrum-Based Countermeasures for Cryptographic RISC-V SoC
    Tran, Thai-Ha
    Dao, Ba-Anh
    Le, Duc-Hung
    Hoang, Van-Phuc
    Hoang, Trong-Thuc
    Pham, Cong-Kha
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, : 2341 - 2354
  • [27] A Custom RISC-V Based SOC Chip for Commodity Barcode Identification
    Lin, Sijie
    Wang, Renping
    Cai, Ting
    Zeng, Yunze
    IEEE ACCESS, 2024, 12 : 61708 - 61716
  • [28] Developing an AI IoT application with open software on a RISC-V SoC
    Torres-Sanchez, Enrique
    Alastruey-Benede, Jesus
    Torres-Moreno, Enrique
    2020 XXXV CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2020,
  • [29] Holistic RISC-V Virtualization: CVA6-based SoC
    Sa, Bruno
    Marques, Francisco
    Rodriguez, Manuel
    Martins, Jose
    Pinto, Sandro
    PROCEEDINGS OF THE 20TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2023, CF 2023, 2023, : 389 - 390
  • [30] Towards dependable RISC-V cores for edge computing devices
    Nikiema, Pegdwende Romaric
    Palumbo, Alessandro
    Aasma, Allan
    Cassano, Luca
    Kritikakou, Angeliki
    Kulmala, Ari
    Lukkarila, Jari
    Ottavi, Marco
    Psiakis, Rafail
    Traiola, Marcello
    2023 IEEE 29TH INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN, IOLTS, 2023,