Doping fluctuation effects in multiple-gate SOI MOSFETs

被引:1
|
作者
Colinge, C. A. [1 ]
Xiong, W. [2 ]
Cleavelin, C. R. [2 ]
Colinge, J. -P. [3 ]
机构
[1] Texas Instruments Inc, SiTD, Dallas, TX 75265 USA
[2] Infineon Technolo, D-85579 Neubiberg, Germany
[3] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA
关键词
silicon-on-insulator; doping fluctuations; SOI MOSFET; multiple-gate; MOSFETs;
D O I
10.1007/978-1-4020-6380-0_12
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Random doping fluctuation effects are studied in multiple-gate SOI MOSFETs (MuGFETs) using numerical simulation. The presence of a single doping impurity atom increases threshold voltage. Electrical parameters vary with the physical location of the impurity atom.
引用
收藏
页码:165 / +
页数:2
相关论文
共 50 条
  • [21] A unified analytic drain-current model for multiple-gate MOSFETs
    Yu, Bo
    Song, Jooyoung
    Yuan, Yu
    Lu, Wei-Yuan
    Taur, Yuan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (08) : 2157 - 2163
  • [22] A Unified Quantum Scaling length Model for Nanometer Multiple-gate MOSFETs
    Chiang, Te-Kuang
    Ko, Ying-Wen
    Lin, Yu-Hsuan
    Gao, Hong-Wun
    Wang, Yeong-Her
    2018 7TH IEEE INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2018, : 277 - 280
  • [23] Unified Regional Modeling Approach to Emerging Multiple-Gate/Nanowire MOSFETs
    Zhou, Xing
    See, Guan Huei
    Zhu, Guojun
    Lin, Shihuan
    Wei, Chengqing
    Zhang, Junbin
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 262 - 267
  • [24] Computational study on the performance of multiple-gate nanowire schottky-barrier MOSFETs
    Shin, Mincheol
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (03) : 737 - 742
  • [25] Comparison of the scaling characteristics of nanoscale SOIN-channel multiple-gate MOSFETs
    Breed, Aniket A.
    Roenker, Kenneth P.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2008, 56 (1-2) : 135 - 141
  • [26] 3D quantum modeling and simulation of multiple-gate nanowire MOSFETs
    Bescond, M
    Nehari, K
    Autran, JL
    Cavassilas, N
    Munteanu, D
    Lannoo, M
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 617 - 620
  • [27] Quasi-3-D velocity saturation model for multiple-gate MOSFETs
    Han, Jin-Woo
    Lee, Choong-Ho
    Park, Donggun
    Choi, Yang-Kyu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (05) : 1165 - 1170
  • [28] Transient radiation response of single- and multiple-gate FD SOI transistors
    Gaillardin, Marc
    Paillet, Philippe
    Ferlet-Cavrois, Veronique
    Baggio, Jacques
    McMorrow, Dale
    Faynot, Olivier
    Jahan, Carine
    Tosti, Lucie
    Cristoloveanu, Sorin
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2007, 54 (06) : 2355 - 2362
  • [29] Quantum Effects on the Gate Capacitance of Trigate SOI MOSFETs
    Granzner, Ralf
    Thiele, Stefan
    Schippel, Christian
    Schwierz, Frank
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (12) : 3231 - 3238
  • [30] Evolution of SOI MOSFETs: from single gate to multiple gates
    Colinge, JP
    COMOS FRONT-END MATERIALS AND PROCESS TECHNOLOGY, 2003, 765 : 9 - 20