Image-blur tolerances for 65nm and 45nm-node IC manufacturing

被引:7
|
作者
Lalovic, I [1 ]
Kroyan, A [1 ]
Kye, J [1 ]
Liu, HY [1 ]
Levinson, HJ [1 ]
机构
[1] Adv Micro Devices Inc, Sunnyvale, CA 94088 USA
来源
关键词
193nm and 157nm lithography; scanning optics; image blur; fading; contrast; stage synchronization error;
D O I
10.1117/12.485510
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
The deployment of 157nm lithography for manufacturing of integrated circuits is faced with many challenges. The 65 and 45nm ITRS nodes, in particular, require that the lithographic imaging technology be pursued to its theoretical limits with full use of the strongest resolution enhancement techniques. Stringent demands are therefore placed on the quality of the imaging optics to attain the optimal image fidelity for all critical IC device structures. Besides aberrations and light scatter in projection optics, image quality is also strongly influenced by the dynamics of the wafer and reticle stage. The tradeoffs involved in increasing scan speeds and exposure slit-widths, to achieve the ever-important productivity improvements as well as aberration, distortion, and pulse-energy averaging, must be carefully gauged against the image quality impacts of scan-induced errors. In this work, we present a simulation methodology, based on incoherent image superposition, for treatment of the general aerial image effects of transverse image-blur in two dimensions. Initial simulations and experimental results from state-of-the-art 193nm scanner exposures are discussed. The requirements for the transverse image stability during a step-and-scan exposure are defined in the context of 193nm and 157nm lithography, based on generalized image contrast and process window criteria. Furthermore, careful consideration of actual mask layout (post resolution enhancement and optical proximity correction) is necessary in order to, understand the implications on CD control. Additionally, we discuss the contributors to transverse image blur in scan-and-repeat lithography, and show that the fading requirements for 65nm and 45nm node imaging notably differ from predicted exposure set-up and process contributions in manufacturing. The total fading budget, or tolerance, for the 65nm node is 15nm, and less than 10nm for the 45nm node given the present imaging strategy assumptions. This work concludes that image-blur contributors must be well controlled, and as such are enablers of 65nm and 45nm lithographic imaging.
引用
收藏
页码:1570 / 1580
页数:11
相关论文
共 50 条
  • [1] Feasibility study of double exposure lithography for 65nm & 45nm node
    Hsu, S
    Van Den Broeke, D
    Chen, JF
    Park, J
    Hsu, MCW
    Photomask and Next-Generation Lithography Mask Technology XII, Pts 1 and 2, 2005, 5853 : 252 - 264
  • [2] Litho enhancements for 45nm-node MuGFETs
    Verhaegen, S
    Ercken, M
    Nackaerts, A
    Vandenberghe, G
    MICROLITHOGRAPHY WORLD, 2005, 14 (03): : 14 - 17
  • [3] Wafer flatness requirements for 45nm node (65nm hp) lithography process
    Okazaki, Motoya
    Ciari, R.
    James, L.
    Meng, B.
    Thompson, M.
    Dai, H.
    Xu, X.
    Liu, I.
    Dorflinger, D.
    Yung, B.
    Ngai, C.
    2008 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2008, : 356 - 358
  • [4] Annealing techniques for optimizing 45nm-node USJs
    J.O.B Technologies, Aieo, HI
    不详
    不详
    不详
    不详
    不详
    不详
    Solid State Technol, 2006, 5 (47-54):
  • [5] Lithography strategy for 65nm node
    Borodovsky, Y
    Schenker, R
    Allen, G
    Tejnil, E
    Hwang, D
    Lo, FC
    Singh, V
    Gleason, R
    Brandenburg, J
    Bigwood, R
    PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY IX, 2002, 4754 : 1 - 14
  • [6] Dual damascene formation for 45nm-node and beyond
    Maekawa, K
    Nagai, H
    Iwashita, M
    Muramatsu, M
    Kubota, K
    Hinata, K
    Kokubo, T
    Shiota, A
    Hattori, M
    Nagano, H
    Tokushige, K
    Kodera, M
    Mishima, K
    Advanced Metallization Conference 2005 (AMC 2005), 2006, : 103 - 108
  • [7] Annealing techniques for optimizing 45nm-node USJs']Js
    Borland, John
    Mineji, Akira
    Krull, Wade
    Tanjyo, Masayasu
    Hillard, Robert
    Walker, Tom
    SOLID STATE TECHNOLOGY, 2006, 49 (05) : 47 - +
  • [8] 65nm/45nm工艺及其相关技术
    翁寿松
    微纳电子技术, 2004, (07) : 10 - 14
  • [9] Optimizing manufacturability for the 65nm process node
    Pramanik, D
    Cote, M
    DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING, 2003, : 326 - 333
  • [10] Illumination Optimization for 65nm technology node
    Wang, Ching-Heng
    Liu, Qingwei
    Zhang, Liguo
    Hung, Chi-Yuan
    PHOTOMASK TECHNOLOGY 2006, PTS 1 AND 2, 2006, 6349