Image-blur tolerances for 65nm and 45nm-node IC manufacturing

被引:7
|
作者
Lalovic, I [1 ]
Kroyan, A [1 ]
Kye, J [1 ]
Liu, HY [1 ]
Levinson, HJ [1 ]
机构
[1] Adv Micro Devices Inc, Sunnyvale, CA 94088 USA
来源
关键词
193nm and 157nm lithography; scanning optics; image blur; fading; contrast; stage synchronization error;
D O I
10.1117/12.485510
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
The deployment of 157nm lithography for manufacturing of integrated circuits is faced with many challenges. The 65 and 45nm ITRS nodes, in particular, require that the lithographic imaging technology be pursued to its theoretical limits with full use of the strongest resolution enhancement techniques. Stringent demands are therefore placed on the quality of the imaging optics to attain the optimal image fidelity for all critical IC device structures. Besides aberrations and light scatter in projection optics, image quality is also strongly influenced by the dynamics of the wafer and reticle stage. The tradeoffs involved in increasing scan speeds and exposure slit-widths, to achieve the ever-important productivity improvements as well as aberration, distortion, and pulse-energy averaging, must be carefully gauged against the image quality impacts of scan-induced errors. In this work, we present a simulation methodology, based on incoherent image superposition, for treatment of the general aerial image effects of transverse image-blur in two dimensions. Initial simulations and experimental results from state-of-the-art 193nm scanner exposures are discussed. The requirements for the transverse image stability during a step-and-scan exposure are defined in the context of 193nm and 157nm lithography, based on generalized image contrast and process window criteria. Furthermore, careful consideration of actual mask layout (post resolution enhancement and optical proximity correction) is necessary in order to, understand the implications on CD control. Additionally, we discuss the contributors to transverse image blur in scan-and-repeat lithography, and show that the fading requirements for 65nm and 45nm node imaging notably differ from predicted exposure set-up and process contributions in manufacturing. The total fading budget, or tolerance, for the 65nm node is 15nm, and less than 10nm for the 45nm node given the present imaging strategy assumptions. This work concludes that image-blur contributors must be well controlled, and as such are enablers of 65nm and 45nm lithographic imaging.
引用
收藏
页码:1570 / 1580
页数:11
相关论文
共 50 条
  • [31] Application of atomic force microscope to 65nm node photomasks
    Tanaka, Y
    Itou, Y
    Yoshioka, N
    Matsuyama, K
    Dawson, D
    PHOTOMASK AND NEXT GENERATION LITHOGRAPHY MASK TECHNOLOGY XI, 2004, 5446 : 751 - 758
  • [32] Design and process limited yield at the 65nm node and beyond
    Monahan, K
    Trafas, B
    Design and Process Integration for Microelectronic Manufacturing III, 2005, 5756 : 230 - 239
  • [33] A monitoring circuit for NBTI degradation at 65nm technology node
    He, Yandong
    Hong, Jie
    Zhang, Ganggang
    Han, Lin
    Zhang, Xing
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 2083 - 2086
  • [34] Lithography driven layout of Logic Cells for 65nm node
    Pramanik, D
    Cote, M
    DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING, 2003, : 126 - 134
  • [35] 3D metrology solution for the 65nm node
    Kneedler, R
    Borodyansky, S
    Klyachko, D
    Vasilyev, L
    Buxbaum, A
    Morrison, T
    24TH ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PT 1 AND 2, 2004, 5567 : 905 - 910
  • [36] Challenges for inline elemental characterization at 65nm node and beyond
    Godwin, M
    ISSM 2005: IEEE International Symposium on Semiconductor Manufacturing, Conference Proceedings, 2005, : 487 - 490
  • [37] A 65nm node strained SOI technology with slim spacer
    Yang, FL
    Huang, CC
    Chen, HY
    Liaw, JJ
    Chung, TX
    Chen, HW
    Chang, CY
    Huang, CC
    Chen, KH
    Lee, DH
    Tsao, HC
    Wen, CK
    Cheng, SM
    Sheu, YM
    Su, KW
    Chen, CC
    Lee, TL
    Chen, SC
    Chen, CJ
    Chang, CH
    Lu, JC
    Chang, W
    Hou, CP
    Chen, YH
    Chen, KS
    Lu, M
    Kung, LW
    Chou, YJ
    Liang, FJ
    You, JW
    Shu, KC
    Chang, BC
    Shin, JJ
    Chen, CK
    Gau, TS
    Chan, BW
    Huang, YC
    Tao, HJ
    Chen, JH
    Chen, YS
    Yeo, YC
    Fung, SKH
    Diaz, CH
    Wu, CMM
    Lin, BJ
    Liang, MS
    Sun, JYC
    Hu, CM
    2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 627 - 630
  • [38] Challenges and solutions for trench lithography beyond 65nm node
    Lu, Zhijian
    Ho, Chi-Chien
    Mason, Mark
    Anderson, Andrew
    Mckee, Randy
    Jackson, Ricky
    Zhu, Cynthia
    Terry, Mark
    DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING IV, 2006, 6156
  • [39] Double patterning in lithography for 65nm node with oxidation process
    Jeong, Eunsoo
    Kim, Jeahee
    Choi, Kwangsun
    Lee, Minkon
    Lee, Doosung
    Kim, Myungsoo
    Park, Chansik
    OPTICAL MICROLITHOGRAPHY XXI, PTS 1-3, 2008, 6924
  • [40] Application of atomic force microscope to 65nm node photomasks
    Tanaka, Y., PMJ - Photomask Japan; BACUS - The International Technical Group of SPIE; SPIE - International Society for Optical Engineering (SPIE):