Image-blur tolerances for 65nm and 45nm-node IC manufacturing

被引:7
|
作者
Lalovic, I [1 ]
Kroyan, A [1 ]
Kye, J [1 ]
Liu, HY [1 ]
Levinson, HJ [1 ]
机构
[1] Adv Micro Devices Inc, Sunnyvale, CA 94088 USA
来源
关键词
193nm and 157nm lithography; scanning optics; image blur; fading; contrast; stage synchronization error;
D O I
10.1117/12.485510
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
The deployment of 157nm lithography for manufacturing of integrated circuits is faced with many challenges. The 65 and 45nm ITRS nodes, in particular, require that the lithographic imaging technology be pursued to its theoretical limits with full use of the strongest resolution enhancement techniques. Stringent demands are therefore placed on the quality of the imaging optics to attain the optimal image fidelity for all critical IC device structures. Besides aberrations and light scatter in projection optics, image quality is also strongly influenced by the dynamics of the wafer and reticle stage. The tradeoffs involved in increasing scan speeds and exposure slit-widths, to achieve the ever-important productivity improvements as well as aberration, distortion, and pulse-energy averaging, must be carefully gauged against the image quality impacts of scan-induced errors. In this work, we present a simulation methodology, based on incoherent image superposition, for treatment of the general aerial image effects of transverse image-blur in two dimensions. Initial simulations and experimental results from state-of-the-art 193nm scanner exposures are discussed. The requirements for the transverse image stability during a step-and-scan exposure are defined in the context of 193nm and 157nm lithography, based on generalized image contrast and process window criteria. Furthermore, careful consideration of actual mask layout (post resolution enhancement and optical proximity correction) is necessary in order to, understand the implications on CD control. Additionally, we discuss the contributors to transverse image blur in scan-and-repeat lithography, and show that the fading requirements for 65nm and 45nm node imaging notably differ from predicted exposure set-up and process contributions in manufacturing. The total fading budget, or tolerance, for the 65nm node is 15nm, and less than 10nm for the 45nm node given the present imaging strategy assumptions. This work concludes that image-blur contributors must be well controlled, and as such are enablers of 65nm and 45nm lithographic imaging.
引用
收藏
页码:1570 / 1580
页数:11
相关论文
共 50 条
  • [41] Optical mask inspection Strategy for 65nm node and beyond
    Chung, DH
    Ohira, K
    Yoshioka, N
    Matsumura, K
    Tojo, T
    Otaki, M
    PHOTOMASK AND NEXT GENERATION LITHOGRAPHY MASK TECHNOLOGY XI, 2004, 5446 : 320 - 329
  • [42] Phenomena and OPC solution of ripple patterns for 65nm node
    Lai, CM
    Ho, JS
    Lai, CW
    Tsai, CK
    Tsay, CS
    Chen, JH
    Liu, RG
    Ku, YC
    Lin, BJ
    OPTICAL MICROLITHOGRAPHY XVII, PTS 1-3, 2004, 5377 : 1165 - 1171
  • [43] Multi-layer resist system for 45nm-node and beyond (I)
    Hashimoto, M.
    Shiratori, H.
    Horii, K.
    Yokoya, Y.
    Ohkubo, Y.
    Takamizawa, H.
    Fujimura, Y.
    Morimoto, J.
    Manoshiro, A.
    Shimizu, M.
    Yokoyama, T.
    Enomoto, T.
    Nagai, M.
    PHOTOMASK TECHNOLOGY 2006, PTS 1 AND 2, 2006, 6349
  • [44] Multi-layer resist system for 45nm-node and beyond (III)
    Abe, Yuuki
    Morimoto, Jumpei
    Yokoyama, Toshifumi
    Kominato, Atsushi
    Ohkubo, Yasushi
    PHOTOMASK TECHNOLOGY 2006, PTS 1 AND 2, 2006, 6349
  • [45] Structure evolution in ULSI interconnects toward 65nm/45nm-nodes ASICs
    Hayashi, Y
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 480 - 485
  • [46] Optimal SRAF placement for process window enhancement in 65nm/45nm technology
    Sarma, Chandra
    Herold, Klaus
    Noelscher, Christoph
    Schroeder, Paul
    OPTICAL MICROLITHOGRAPHY XX, PTS 1-3, 2007, 6520
  • [47] The impact of mask topography on binary reticles at the 65nm node
    Smith, MD
    Byers, JD
    Mack, MA
    24TH ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PT 1 AND 2, 2004, 5567 : 416 - 424
  • [48] An Authentication IC with Visible Light Based Interrogation in 65nm CMOS
    Lee, Edward
    Rahman, Nael Mizanur
    Chekuri, Venkata Chaitanya Krishna
    Mukhopadhyay, Saibal
    2020 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2020,
  • [49] High performance 25 nm gate CMOSFETs for 65nm node high speed MPUs
    Goto, K
    Tagawa, Y
    Ogta, H
    Morioka, H
    Pidin, S
    Momiyama, Y
    Kokura, Y
    Inagaki, S
    Tamura, N
    Hori, M
    Mori, T
    Kase, M
    Hashimoto, K
    Kojima, M
    Sugii, T
    2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 623 - 626
  • [50] Energy/power breakdown of pipelined nanometer caches (90nm/65nm/45nm/32nm)
    Rodriguez, Samuel
    Jacob, Bruce
    ISLPED '06: Proceedings of the 2006 International Symposium on Low Power Electronics and Design, 2006, : 25 - 30