An area-efficient VLSI implementation for programmable FIR filters based on a parameterized divide and conquer approach

被引：0

作者：

Poonnen, T ^{[1
]}

Fam, AT ^{[1
]}

机构：

[1] SUNY Buffalo, Dept Elect Engn, Buffalo, NY 14260 USA

来源：

ICM 2003: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS | 2003年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we propose an optimal VLSI implementation for a class of programmable FIR filters with binary coefficients, whose architecture is based on a parameterized divide and conquer approach. The proposed design Is shown to be easily extendable to FIR filters with multibit coefficients with arbitrary sign. The area efficiency achieved in comparison to direct form realization is demonstrated by VLSI implementation examples, synthesized in TSMC 0.18 micrometer single poly six metal layer CMOS process using state-of-art VLSI EDA tools. A control algorithm to configure the proposed implementation scheme is discussed.

引用

页码：93 / 96

页数：4

共 50 条

[1] An area-efficient VLSI implementation for programmable FIR filters based on a parameterized divide and conquer approach
Poonnen, Thomas
Fam, Adly T.
JOURNAL OF SYSTEMS ARCHITECTURE, 2008, 54 (12) : 1122 - 1128
[2] Novel Structure for Area-Efficient Implementation of FIR Filters
Lou, Xin
Meher, Pramod Kumar
Yu, Yajun
Ye, Wenbin
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (10) : 1212 - 1216
[3] Area-Efficient VLSI Implementation for Parallel Linear-Phase FIR Digital Filters of Odd Length Based on Fast FIR Algorithm
Tsao, Yu-Chi
Choi, Ken
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (06) : 371 - 375
[4] Coefficient transformations for area-efficient implementation of multiplier-less FIR filters
Mehendale, M
Roy, SB
Sherlekar, SD
Venkatesh, G
ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 110 - 115
[5] VLSI implementation of area-efficient List Sphere Decoder
Lee, Seungbeom
Lee, Jin
Park, Sin-Chong
2006 10TH INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2006, : 1465 - +
[6] Vlsi implementation of an area-efficient architecture for the Viterbi algorithm
Cabrera, C
Boo, M
Bruguera, JD
1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 623 - 626
[7] Reconfigurable hardware for efficient implementation of programmable FIR filters
Denk, TC
Nicol, CJ
Larsson, P
Azadet, K
PROCEEDINGS OF THE 1998 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-6, 1998, : 3005 - 3008
[8] VLSI implementation of area-efficient list sphere decoder
Lee, Seungbeom
Lee, Jin
Seo, Sang-ho
Park, Sin-Chong
2006 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATIONS, VOLS 1 AND 2, 2006, : 557 - +
[9] Efficient serial and parallel implementation of programmable FIR filters based on the merging technique
Department of Electrical and Computer Engineering, National Technical University of Athens, Iroon Polytechneiou 9, Zografou, 15780, Athens, Greece
European Signal Proces. Conf., 2219,
[10] High-Accuracy and Area-Efficient Stochastic FIR Digital Filters Based on Hybrid Computation
Koshita, Shunsuke
Onizawa, Naoya
Abe, Masahide
Hanyu, Takahiro
Kawamata, Masayuki
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2017, E100D (08): : 1592 - 1602

← 1 2 3 4 5 →