A pipelined SoPC architecture for Data Link Layer Protocol processing

被引：0

作者：

Sezer, S ^{[1
]}

Toal, C ^{[1
]}

Yu, X ^{[1
]}

机构：

[1] Queens Univ Belfast, Sch Elect & Elect Engn, Belfast BT9 5AH, Antrim, North Ireland

来源：

IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS | 2003年

关键词：

D O I：

10.1109/SOC.2003.1241519

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents the architecture and implementation of a 2.5Gbps Programmable Data Link Layer Protocol Processor on a Virtex II FPGA. A 32-bit wide pipelined processor circuit is implemented for Point-to-Point protocol processing (PPP) and a Leon processor core is embedded for higher layer PPP control protocol processing. An AMBA bus interface is used to interlink the Leon processor to the hardware frame processing unit and presents a standard interface allowing easy retargeting to other processor platforms. Complex memory control is implemented to enable the microprocessor to handle control packets arriving at 2.5 Gbps. The high-level system breakdown is described and Virtex II synthesis results presented.

引用

页码：277 / 278

页数：2

共 50 条

[1] A pipelined SoPC architecture for 2.5 Gbps network processing
Toal, C
Sezer, S
Yu, X
FCCM 2003: 11TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2003, : 271 - 272
[2] A Pipelined Market Data Processing Architecture to Overcome Financial Data Dependency
Tang, Qiu
Jiang, Lei
Su, Majing
Dai, Qiong
2016 IEEE 35TH INTERNATIONAL PERFORMANCE COMPUTING AND COMMUNICATIONS CONFERENCE (IPCCC), 2016,
[3] Data-driven architecture based on pipelined thread processing
Saitoh, Tohru
Asada, Katsuhiko
Systems and Computers in Japan, 1997, 28 (13) : 27 - 35
[4] A PIPELINED, PARALLEL ARCHITECTURE FOR PROCESSING TIME-COINCIDENT DATA
NEWPORT, DF
CASEY, ME
DENT, HM
BOULDIN, DW
VLSI AND COMPUTER PERIPHERALS: VLSI AND MICROELECTRONIC APPLICATIONS IN INTELLIGENT PERIPHERALS AND THEIR INTERCONNECTION NETWORKS, 1989, : C122 - C125
[5] A data link layer protocol for wireless ATM
Benelli, G
Favalli, L
Filigheddu, G
ICC'97: 1997 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS - TOWARDS THE KNOWLEDGE MILLENNIUM, CONFERENCE RECORD - VOLS 1-3, 1997, : 1438 - 1442
[6] Introduction to the New Packet Triggered Architecture for Pipelined and Parallel Data Processing
Adamec, Filip
Fryza, Tomas
PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE - RADIOELEKTRONIKA 2011, 2011, : 393 - 396
[7] A Design of Pipelined Architecture for on-the-Fly Processing of Big Data Streams
Algemili, Usamah
Berkovich, Simon
INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2015, 6 (01) : 23 - 30
[8] Designing of data link layer for virtual bus architecture
Hassan, Rosilah
Irvine, James
Glover, Ian
9TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY: TOWARD NETWORK INNOVATION BEYOND EVOLUTION, VOLS 1-3, 2007, : 1978 - +
[9] Data Center Optical Data Link Layer Architecture Design and Analysis
Huang, Henna
Chan, Vincent W. S.
2016 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC), 2016,
[10] Pipelined processing of linguistic data
Stachowicz, M.S.
Grantner, J.
Kinndy, L.L.
Advances in Modelling and Analysis B: Signals, Information, Data, Patterns, 1992, 23 (04): : 1 - 4

← 1 2 3 4 5 →