A pipelined SoPC architecture for Data Link Layer Protocol processing

被引：0

作者：

Sezer, S ^{[1
]}

Toal, C ^{[1
]}

Yu, X ^{[1
]}

机构：

[1] Queens Univ Belfast, Sch Elect & Elect Engn, Belfast BT9 5AH, Antrim, North Ireland

来源：

IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS | 2003年

关键词：

D O I：

10.1109/SOC.2003.1241519

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents the architecture and implementation of a 2.5Gbps Programmable Data Link Layer Protocol Processor on a Virtex II FPGA. A 32-bit wide pipelined processor circuit is implemented for Point-to-Point protocol processing (PPP) and a Leon processor core is embedded for higher layer PPP control protocol processing. An AMBA bus interface is used to interlink the Leon processor to the hardware frame processing unit and presents a standard interface allowing easy retargeting to other processor platforms. Complex memory control is implemented to enable the microprocessor to handle control packets arriving at 2.5 Gbps. The high-level system breakdown is described and Virtex II synthesis results presented.

引用

页码：277 / 278

页数：2

共 50 条

[31] A case study of the trade-offs in a parallel protocol processing architecture under transient link failures
Ghosal, D
IEEE INTERNATIONAL COMPUTER PERFORMANCE AND DEPENDABILITY SYMPOSIUM -PROCEEDINGS, 1998, : 76 - 85
[32] Soft Error Aware Pipelined Architecture: Leveraging Automatic Repeat Request Protocol
Tangellapalli, Phani Balaji Swamy
Hasan, Syed Rafay
2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 549 - 552
[33] Link layer assisted IP mobility protocol
Wang, GYM
Lin, CHR
2005 13TH IEEE INTERNATIONAL CONFERENCE ON NETWORKS JOINTLY HELD WITH THE 2005 7TH IEEE MALAYSIA INTERNATIONAL CONFERENCE ON COMMUNICATIONS, PROCEEDINGS 1 AND 2, 2005, : 1114 - 1119
[34] Link Layer Protocol for Molecular Communication Networks
Sangar, Yaman
Krishnaswamy, Bhuvana
PROCEEDINGS OF THE 6TH ACM INTERNATIONAL CONFERENCE ON NANOSCALE COMPUTING AND COMMUNICATION, 2019,
[35] DESIGN OF AN EFFICIENT DATA-DRIVEN PIPELINED COMPUTER ARCHITECTURE
LIN, CZ
TSENG, CC
CHI, KH
COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 1995, 10 (03): : 179 - 186
[36] MultiCrawler: A pipelined architecture for crawling and indexing Semantic Web data
Harth, Andreas
Umbrich, Juergen
Decker, Stefan
SEMANTIC WEB - ISEC 2006, PROCEEDINGS, 2006, 4273 : 258 - +
[37] THE ARCHITECTURE OF THE WEAPON COOPERATION DATA LINK
Zhang, Lidong
Yin, Hao
Zhang, Jie
CIICT 2008: PROCEEDINGS OF CHINA-IRELAND INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATIONS TECHNOLOGIES 2008, 2008, : 467 - 470
[38] Data Link Protocol Testing.
Bohus, Mihaly
Fuvesi, Istvan
Varju, Karoly
Meres es automatika, 1983, 31 (06): : 222 - 226
[39] The Design and Implementation of Network Data Link Layer Based on Embedded TCP/IP Protocol Stack
Yan Hongwei
Pan Hongxia
2010 INTERNATIONAL CONFERENCE ON NETWORKING AND INFORMATION TECHNOLOGY (ICNIT 2010), 2010, : 227 - 230
[40] A real-time Doppler compensating physical/data link layer protocol for satellite communications
Peters, Edwin G. W.
Day, Kathryn
Benson, Craig R.
2020 IEEE AEROSPACE CONFERENCE (AEROCONF 2020), 2020,

← 1 2 3 4 5 →