Pipelined processing of linguistic data

被引：0
|
作者：
Stachowicz, M.S.
Grantner, J.
Kinndy, L.L.
机构：
来源：
Advances in Modelling and Analysis B: Signals, Information, Data, Patterns | 1992年 / 23卷 / 04期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1 / 4
相关论文
共 50 条
  • [1] A Pipelined Market Data Processing Architecture to Overcome Financial Data Dependency
    Tang, Qiu
    Jiang, Lei
    Su, Majing
    Dai, Qiong
    2016 IEEE 35TH INTERNATIONAL PERFORMANCE COMPUTING AND COMMUNICATIONS CONFERENCE (IPCCC), 2016,
  • [2] LINGUISTIC MAPS & DIALECT DATA PROCESSING
    Kim, Deokho
    Lee, Sanggyu
    DIALECTOLOGIA, 2016, (16): : 143 - 157
  • [3] Linguistic data-processing. A textbook
    Diekmannshenke, H
    MUTTERSPRACHE, 2000, 110 (01): : 77 - 79
  • [4] Efficient pipelined flow classification for intelligent data processing in IoT
    Mousavi, Seyed Navid
    Chen, Fengping
    Abbasi, Mahdi
    Khosravi, Mohammad R.
    Rafiee, Milad
    DIGITAL COMMUNICATIONS AND NETWORKS, 2022, 8 (04) : 561 - 575
  • [5] Efficient pipelined flow classification for intelligent data processing in IoT
    Seyed Navid Mousavi
    Fengping Chen
    Mahdi Abbasi
    Mohammad RKhosravi
    Milad Rafiee
    Digital Communications and Networks, 2022, 8 (04) : 561 - 575
  • [6] Data-driven architecture based on pipelined thread processing
    Saitoh, Tohru
    Asada, Katsuhiko
    Systems and Computers in Japan, 1997, 28 (13) : 27 - 35
  • [7] Pipelined Processing of X-ray Microdiffraction Data on Multicores
    Bauer, Michael A.
    Biem, Alain
    McIntyre, Stewart
    Xie, Yuzhen
    ADVANCES IN MATHEMATICAL AND COMPUTATIONAL METHODS: ADDRESSING MODERN CHALLENGES OF SCIENCE, TECHNOLOGY, AND SOCIETY, 2011, 1368
  • [8] A pipelined SoPC architecture for Data Link Layer Protocol processing
    Sezer, S
    Toal, C
    Yu, X
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 277 - 278
  • [9] Pipelined image and data processing for robot motion planning and navigation
    Salazar, Daniel
    Sanchez, Ricardo
    Salazar, Lautaro
    2006 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-7, 2006, : 608 - +
  • [10] A PIPELINED, PARALLEL ARCHITECTURE FOR PROCESSING TIME-COINCIDENT DATA
    NEWPORT, DF
    CASEY, ME
    DENT, HM
    BOULDIN, DW
    VLSI AND COMPUTER PERIPHERALS: VLSI AND MICROELECTRONIC APPLICATIONS IN INTELLIGENT PERIPHERALS AND THEIR INTERCONNECTION NETWORKS, 1989, : C122 - C125
12345