Three-State Quantum Dot Gate FETs Using ZnS-ZnMgS Lattice-Matched Gate Insulator on Silicon

被引：25

作者：

Karmakar, Supriya ^{[1
]}

Suarez, Ernesto ^{[1
]}

Jain, Faquir C. ^{[1
]}

机构：

[1] Univ Connecticut, Dept Elect & Comp Engn, Storrs, CT 06269 USA

来源：

JOURNAL OF ELECTRONIC MATERIALS | 2011年 / 40卷 / 08期

关键词：

Quantum dot gate FET; three-state FET; II-VI insulator; lattice-matched gate insulator; NEGATIVE DIFFERENTIAL RESISTANCE; RESONANT-TUNNELING TRANSISTOR; PERFORMANCE; FABRICATION; CIRCUITS; MODFET; HEMT; WELL;

D O I：

10.1007/s11664-011-1676-z

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents the three-state behavior of quantum dot gate field-effect transistors (FETs). GeO (x) -cladded Ge quantum dots (QDs) are site-specifically self-assembled over lattice-matched ZnS-ZnMgS high-kappa gate insulator layers grown by metalorganic chemical vapor deposition (MOCVD) on silicon substrates. A model of three-state behavior manifested in the transfer characteristics due to the quantum dot gate is also presented. The model is based on the transfer of carriers from the inversion channel to two layers of cladded GeO (x) -Ge quantum dots.

引用

页码：1749 / 1756

页数：8

共 41 条

[31] Nonvolatile Silicon Memory Using GeOx-Cladded Ge Quantum Dots Self-Assembled on SiO2 and Lattice-Matched II–VI Tunnel Insulator
M. Gogna
E. Suarez
P.-Y. Chan
F. Al-Amoody
S. Karmakar
F. Jain
Journal of Electronic Materials, 2011, 40 : 1769 - 1774
[32] Design of Multi-state DRAM Using Quantum Dot Gate Non-volatile Memory (QDNVM)
S. Karmakar
Silicon, 2019, 11 : 869 - 877
[33] Design of Multi-state DRAM Using Quantum Dot Gate Non-volatile Memory (QDNVM)
Karmakar, S.
SILICON, 2019, 11 (02) : 869 - 877
[34] Nonvolatile Silicon Memory Using GeO x -Cladded Ge Quantum Dots Self-Assembled on SiO2 and Lattice-Matched II-VI Tunnel Insulator
Gogna, M.
Suarez, E.
Chan, P. -Y.
Al-Amoody, F.
Karmakar, S.
Jain, F.
JOURNAL OF ELECTRONIC MATERIALS, 2011, 40 (08) : 1769 - 1774
[35] IN0.52AL0.48AS INXGA1-XAS (0.53 LESS-THAN X LESS-THAN 0.70) LATTICE-MATCHED AND STRAINED HETEROSTRUCTURE INSULATED-GATE FETS
CHAN, YJ
PAVLIDIS, D
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (09) : 1999 - 2005
[36] Three-dimensional self-consistent simulation of silicon quantum-dot floating-gate flash memory device
Thean, A
Leburton, JP
IEEE ELECTRON DEVICE LETTERS, 1999, 20 (06) : 286 - 288
[37] An efficient three-level nano-design for reversible gate using quantum dot-cellular automata with cost analysis
Li, Zongwei
Zhang, Shubo
Mohammed, Bayan Omar
MATERIALS SCIENCE AND ENGINEERING B-ADVANCED FUNCTIONAL SOLID-STATE MATERIALS, 2023, 294
[38] Error-detected N-photon cluster state generation based on the controlled-phase gate using a quantum dot in an optical microcavity
Lei-Xia Liang
Yan-Yan Zheng
Yuan-Xia Zhang
Mei Zhang
Frontiers of Physics, 2020, 15
[39] Error-detected N-photon cluster state generation based on the controlled-phase gate using a quantum dot in an optical microcavity
Liang, Lei-Xia
Zheng, Yan-Yan
Zhang, Yuan-Xia
Zhang, Mei
FRONTIERS OF PHYSICS, 2020, 15 (02)
[40] Very low and broad threshold voltage fluctuation caused by ion implantation to silicon-on-insulator triple-gate fin-type field effect transistor using three-dimensional process and device simulations
Tsutsumi, Toshiyuki
JAPANESE JOURNAL OF APPLIED PHYSICS, 2017, 56 (06)

← 1 2 3 4 5 →