Three-State Quantum Dot Gate FETs Using ZnS-ZnMgS Lattice-Matched Gate Insulator on Silicon

被引：25

作者：

Karmakar, Supriya ^{[1
]}

Suarez, Ernesto ^{[1
]}

Jain, Faquir C. ^{[1
]}

机构：

[1] Univ Connecticut, Dept Elect & Comp Engn, Storrs, CT 06269 USA

来源：

JOURNAL OF ELECTRONIC MATERIALS | 2011年 / 40卷 / 08期

关键词：

Quantum dot gate FET; three-state FET; II-VI insulator; lattice-matched gate insulator; NEGATIVE DIFFERENTIAL RESISTANCE; RESONANT-TUNNELING TRANSISTOR; PERFORMANCE; FABRICATION; CIRCUITS; MODFET; HEMT; WELL;

D O I：

10.1007/s11664-011-1676-z

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents the three-state behavior of quantum dot gate field-effect transistors (FETs). GeO (x) -cladded Ge quantum dots (QDs) are site-specifically self-assembled over lattice-matched ZnS-ZnMgS high-kappa gate insulator layers grown by metalorganic chemical vapor deposition (MOCVD) on silicon substrates. A model of three-state behavior manifested in the transfer characteristics due to the quantum dot gate is also presented. The model is based on the transfer of carriers from the inversion channel to two layers of cladded GeO (x) -Ge quantum dots.

引用

页码：1749 / 1756

页数：8

共 41 条

[11] Multiple Valued Logic Using 3-State Quantum Dot Gate FETs
Chandy, John A.
Jain, Faquir C.
38TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2008), 2008, : 186 - 190
[12] Ternary Logic Gates Using Quantum Dot Gate FETs (QDGFETs)
Supriya Karmakar
Silicon, 2014, 6 : 169 - 178
[13] Device and circuit modeling using novel 3-state quantum dot gate FETs
Jain, F. C.
Heller, E.
Karmakar, S.
Chandy, J.
2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, 2007, : 50 - +
[14] Ternary Logic Gates Using Quantum Dot Gate FETs (QDGFETs)
Karmakar, Supriya
SILICON, 2014, 6 (03) : 169 - 178
[15] 8-State SRAMS Based on Cladded GE Quantum Dot Gate FETS
Saman, B.
Almalki, A.
Chandy, J.
Heller, E.
Jain, F.C.
International Journal of High Speed Electronics and Systems, 2024, 33 (2-3)
[16] Fabrication and Simulation of an Indium Gallium Arsenide Quantum-Dot-Gate Field-Effect Transistor (QDG-FET) with ZnMgS as a Tunnel Gate Insulator
Chan, P. -Y.
Gogna, M.
Suarez, E.
Al-Amoody, F.
Karmakar, S.
Miller, B. I.
Heller, E. K.
Ayers, J. E.
Jain, F. C.
JOURNAL OF ELECTRONIC MATERIALS, 2013, 42 (11) : 3259 - 3266
[17] Design and Simulation of 4-State SRAMs Using 4-State Quantum Dot Gate (QDG) FETs
Khan, B.
Saman, B.
Almalki, A.
Gudlavalleti, R.H.
Chandy, J.
Heller, E.
Jain, F.C.
International Journal of High Speed Electronics and Systems, 2024, 33 (2-3)
[18] Fabrication and Simulation of an Indium Gallium Arsenide Quantum-Dot-Gate Field-Effect Transistor (QDG-FET) with ZnMgS as a Tunnel Gate Insulator
P.-Y. Chan
M. Gogna
E. Suarez
F. Al-Amoody
S. Karmakar
B. I. Miller
E. K. Heller
J. E. Ayers
F. C. Jain
Journal of Electronic Materials, 2013, 42 : 3259 - 3266
[19] LIQUID PHASE OXIDATION ON InAlAs AND APPLICATION TO GATE INSULATOR OF InAlAs/InGaAs HEMT LATTICE-MATCHED TO InP SUBSTRATE
Lee, Kuan-Wei
Lin, Hsien-Chang
Hsieh, Ja-Hong
Cheng, Yu-Chun
Wang, Yeong-Her
2008 IEEE 20TH INTERNATIONAL CONFERENCE ON INDIUM PHOSPHIDE AND RELATED MATERIALS (IPRM), 2008, : 31 - 34
[20] Indium Gallium Arsenide Quantum Dot Gate Field-Effect Transistor Using II–VI Tunnel Insulators Showing Three-State Behavior
P.-Y. Chan
E. Suarez
M. Gogna
B.I. Miller
E.K. Heller
J.E. Ayers
F.C. Jain
Journal of Electronic Materials, 2012, 41 : 2810 - 2815

← 1 2 3 4 5 →