共 50 条
- [21] 1nm of local CD accuracy for 45nm-node photomask with low sensitivity CAR for e-beam writer - art. no. 66070APHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY XIV, PTS 1 AND 2, 2007, 6607 : A6070 - A6070Ugajin, KunihiroSaito, MasatoSuenaga, MachikoHigaki, TomotakaNishino, HideakiWatanabe, HidehiroIkenaga, Osamu
- [22] Applied Quantum X Implant System: Technology enhancements to enable production-worthy performance at the 45 nm nodeION IMPLANTATION TECHNOLOGY, 2006, 866 : 618 - +Murrell, AdrianEdwards, PeterGoldberg, RichardBanks, PeterMitchell, BobCollart, ErikMorley, SeanRyding, GeoffreySmick, TheodoreFarley, MarvinSakase, TakaoHacker, DavidKindersley, Peter
- [23] Litho and patterning challenges for memory and logic applications at the 22nm nodeOPTICAL MICROLITHOGRAPHY XXIII, 2010, 7640Finders, JoDusa, MirceaNikolsky, Petervan Dommelen, YouriWatso, RobertVandeweyer, TomBeckaert, JoostLaenens, Bartvan Look, Lieve
- [24] Stress controlled shallow trench isolation technology to suppress the novel anti-isotropic impurity diffusion for 45nm-node high-performance CMOSFETs2005 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2005, : 138 - 139Ota, KYokoyama, IKawasaki, HMoriya, MKanai, TTakahashi, SSanuki, THasumi, EKomoguchi, TSogo, YTakasu, YEda, KOishi, AKasai, KOhno, KIwai, MSaito, MMatsuoka, ENagashima, NNoguchi, TOkamoto, Y
- [25] Inspection challenges at the 45 nm technology nodeULTRA CLEAN PROCESSING OF SILICON SURFACES VII, 2005, 103-104 : 133 - 136Shortt, DCheung, L
- [26] Optical extensions towards the 45 nm nodeOPTICAL MICROLITHOGRAPHY XVII, PTS 1-3, 2004, 5377 : 357 - 368Hendrickx, EMonnoyer, PVan Look, LVandenberghe, G
- [27] Model Based Multilayers Fix for Litho Hotspots beyond 20nm nodeDESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY VIII, 2014, 9053Rabie, AsmaaMadkour, KareemGeorge, KirolosElManhawy, WaelBrunet, Jean-MarieKwan, Joe
- [28] Study of SRAF placement for contact at 45 nm and 32 nm nodeOPTICAL MICROLITHOGRAPHY XXI, PTS 1-3, 2008, 6924Farys, V.Robert, F.Martinelli, C.Trouiller, Y.Sundermann, F.Gardin, C.Planchot, J.Kerrien, G.Vautrin, F.Saied, M.Yesilada, E.Foussadier, F.Villaret, A.Perraud, L.Vandewalle, B.Le Denmat, J. C.Top, M. K.
- [29] Feasibility study of a novel molecular-pore-stacking (MPS), SiOCH film in fully-scale-down, 45nm-node Cu Damascene interconnects2005 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2005, : 18 - 19Tada, MOhtake, HNarihiro, MIto, FTaiji, TTohara, MMotoyama, KKasama, YTagami, MAbe, MTakeuchi, TArai, KSaito, SFurutake, NOnodera, TKawahara, JKinoshita, KHata, NKikkawa, TTsuchiya, YFujii, KOda, NSekine, MHayashi, Y
- [30] Model Based Hint for Litho Hotspot Fixing beyond 20nm nodeDESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION VII, 2013, 8684Kang, Jae-hyunKim, Byung-MooHa, NayaChoi, Hung BokKim, Kee SupMohamed, SarahMadkour, KareemElManhawy, WaelLee, EvanBrunet, Jean-MarieKwan, Joe