Litho enhancements for 45nm-node MuGFETs

被引：0
|
作者：
Verhaegen, S [1 ]
Ercken, M [1 ]
Nackaerts, A [1 ]
Vandenberghe, G [1 ]
机构：
[1] IMEC, B-3001 Heverlee, Belgium
来源：
MICROLITHOGRAPHY WORLD | 2005年 / 14卷 / 03期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：14 / 17
页数：4
相关论文
共 50 条
  • [41] Technology modeling and characterization beyond the 45nm node
    Nassif, Sani R.
    2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 132 - 132
  • [42] Application and control of Laser anneal at the 65 and 45 nm node
    Van Roijen, R.
    Gluchenkov, O.
    Willis, J.
    Hurley, M.
    2009 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2009, : 217 - +
  • [43] Advanced CMOS device technologies for 45 nm node and below
    Veloso, A.
    Hoffmann, T.
    Lauwers, A.
    Yu, H.
    Severi, S.
    Augendre, E.
    Kubicek, S.
    Verheyen, P.
    Collaert, N.
    Absil, P.
    Jurczak, M.
    Biesemans, S.
    SCIENCE AND TECHNOLOGY OF ADVANCED MATERIALS, 2007, 8 (03) : 214 - 218
  • [44] Optical lithography technologies for 45-nm node CMOS
    Mimotogi, S
    Uesawa, F
    Kyoh, S
    Fujise, H
    Shiobara, E
    Katsumata, M
    Hane, H
    Sugiyama, T
    Sho, K
    Miyazaki, M
    Takahata, K
    Kanai, H
    Sato, K
    Hashimoto, K
    Optical Microlithography XVIII, Pts 1-3, 2005, 5754 : 196 - 203
  • [45] Defect metrology challenges for the 45 nm technology node and beyond
    Patel, Dilip
    Hanrahan, Jeffrey
    Lim, Kyuhong
    Godwin, Milton
    Figliozzi, Peter
    Sheu, Dale
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XX, PTS 1 AND 2, 2006, 6152
  • [46] Options at the 45nm node include engineered substrates
    Moroz, V
    Pramanik, D
    Henley, F
    Ong, P
    SOLID STATE TECHNOLOGY, 2005, 48 (07) : 77 - +
  • [47] Water immersion optical lithography for the 45nm node
    Smith, BW
    Kang, H
    Bourov, A
    Cropanese, F
    Fan, YF
    OPTICAL MICROLITHOGRAPHY XVI, PTS 1-3, 2003, 5040 : 679 - 689
  • [48] Hyper NA model validation for the 45nm node
    Palmer, Shane R.
    Bai, Min
    van Adrichem, Paul J. M.
    DATA ANALYSIS AND MODELING FOR PROCESS CONTROL III, 2006, 6155
  • [49] Complementary SOI MESFETs at the 45-nm CMOS Node
    Lepkowski, William
    Wilk, Seth J.
    Thornton, Trevor J.
    IEEE ELECTRON DEVICE LETTERS, 2015, 36 (01) : 14 - 16
  • [50] Air gap integration for the 45nm node and beyond
    Daamen, R
    Verheijden, GJAM
    Bancken, PHL
    Vandeweyer, T
    Michelon, J
    Hoang, VN
    Hoofman, RJOM
    Gallagher, MK
    PROCEEDINGS OF THE IEEE 2005 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2005, : 240 - 242
12345