Building blocks X-FAB SOI 0.18 μm

被引：0

作者：

Cizel, J. -B. ^{[1
,3
]}

Ahmad, S. ^{[3
]}

Callier, S. ^{[2
]}

Cornat, R. ^{[1
]}

Dulucq, F. ^{[2
]}

Fleury, J. ^{[3
]}

Martin-Chassard, G. ^{[2
]}

Raux, L. ^{[2
]}

de La Taille, C. ^{[2
]}

Thienpont, D. ^{[2
]}

机构：

[1] Ecole Polytech, CNRS IN2P3, LLR, F-91128 Palaiseau, France

[2] Ecole Polytech, CNRS IN2P3, OMEGA, F-91128 Palaiseau, France

[3] WEEROC SAS, F-91400 Orsay, France

来源：

JOURNAL OF INSTRUMENTATION | 2015年 / 10卷

关键词：

Analogue electronic circuits; Calorimeters; Front-end electronics for detector readout;

D O I：

10.1088/1748-0221/10/02/C02007

中图分类号：

TH7 [仪器、仪表];

学科分类号：

0804 ; 080401 ; 081102 ;

摘要：

This work has been done in order to study a new technology provided by X-FAB named xt018. It is an SOI (Silicon On Insulator) technology with a minimal gate length of 180 nm. Building blocks have been done to test the advantages and drawbacks of this technology compared to the one currently used (AMS SiGe 0.35 mu m). These building blocks have been designed to fit in an existing experience housed by the CALICE collaboration: the read-out chip for the Electromagnetic CALorimeter (ECAL) of the foreseen International Linear Collider (ILC). Performances will be compared to those of the SKIROC2 chip designed by the OMEGA laboratory, trying to fit the same r equirements. The chip is being manufactured and will be back for measurements in December, the displayed results are only simulation results and thus the conclusions concerning the performances of these building blocks are subject to change.

引用

页数：9

共 50 条

[1] X-FAB fahrt embedded-EEPROM-prozess
Anon
Elektronikpraxis, 2002, 19
[2] X-FAB开发出0.35微米CMOS技术
信息化研究, 2002, (10) : 63 - 63
[3] X-FAB开发出0.35微米CMOS技术
电子科技文摘, 2002, (11) : 188 - 188
[4] X-FAB看好中国More than Moore市场需求
集成电路应用, 2009, (12) : 11 - 11
[5] 0.18μm SOI工艺技术
胜杰
微电子技术, 2001, (06) : 17 - 17
[6] A 0.18μm SOI BCD Technology for Automotive Application
Hao, Y.
Sim, P. C.
Toner, B.
Frank, M.
Ackermann, M.
Tan, A.
Kuniss, U.
Kho, E.
Doblaski, J.
Hee, E. G.
Liew, M.
Hoelke, A.
Wada, S.
Oshima, T.
2015 IEEE 27TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & IC'S (ISPSD), 2015, : 177 - 180
[7] CIM strategy for semiconductor FAB - Building blocks approach
Baweja, G
Ouyang, B
ISSM 2000: NINTH INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, PROCEEDINGS, 2000, : 241 - 244
[8] Impact of Layout on the Performance of Photodiodes in 0.18μm CMOS SOI
Yang, Xuebei
Lu, Xuyang
Babakhani, Aydin
2013 IEEE PHOTONICS CONFERENCE (IPC), 2013, : 586 - 587
[9] An X-Band 5 Bit Phase Shifter With Low Insertion Loss in 0.18 μm SOI Technology
Cho, Moon-Kyu
Baek, Donghyun
Kim, Jeong-Geun
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2012, 22 (12) : 648 - 650
[10] A 200V Partial SOI 0.18μm CMOS technology
Hoelke, Alexander
Pal, Deb Kumar
Hao, Yang
Yaw, Kee Kia
Kho, Elizabeth
Kittler, Gabriel
Kuniss, Uta
Gessner, Joerg
2010 22ND INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2010, : 257 - 260

← 1 2 3 4 5 →