Building blocks X-FAB SOI 0.18 μm

被引：0

作者：

Cizel, J. -B. ^{[1
,3
]}

Ahmad, S. ^{[3
]}

Callier, S. ^{[2
]}

Cornat, R. ^{[1
]}

Dulucq, F. ^{[2
]}

Fleury, J. ^{[3
]}

Martin-Chassard, G. ^{[2
]}

Raux, L. ^{[2
]}

de La Taille, C. ^{[2
]}

Thienpont, D. ^{[2
]}

机构：

[1] Ecole Polytech, CNRS IN2P3, LLR, F-91128 Palaiseau, France

[2] Ecole Polytech, CNRS IN2P3, OMEGA, F-91128 Palaiseau, France

[3] WEEROC SAS, F-91400 Orsay, France

来源：

JOURNAL OF INSTRUMENTATION | 2015年 / 10卷

关键词：

Analogue electronic circuits; Calorimeters; Front-end electronics for detector readout;

D O I：

10.1088/1748-0221/10/02/C02007

中图分类号：

TH7 [仪器、仪表];

学科分类号：

0804 ; 080401 ; 081102 ;

摘要：

This work has been done in order to study a new technology provided by X-FAB named xt018. It is an SOI (Silicon On Insulator) technology with a minimal gate length of 180 nm. Building blocks have been done to test the advantages and drawbacks of this technology compared to the one currently used (AMS SiGe 0.35 mu m). These building blocks have been designed to fit in an existing experience housed by the CALICE collaboration: the read-out chip for the Electromagnetic CALorimeter (ECAL) of the foreseen International Linear Collider (ILC). Performances will be compared to those of the SKIROC2 chip designed by the OMEGA laboratory, trying to fit the same r equirements. The chip is being manufactured and will be back for measurements in December, the displayed results are only simulation results and thus the conclusions concerning the performances of these building blocks are subject to change.

引用

页数：9

共 50 条

[41] Design and optimization of different P-channel LUDMOS architectures on a 0.18 μm SOI-CMOS technology
Cortes, I.
Toulon, G.
Morancho, F.
Hugonnard-Bruyere, E.
Villard, B.
Toren, W. J.
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2011, 26 (07)
[42] A Tunable Matching Network for TD-SCDMA Power Amplifier in 0.18-μm SOI CMOS Technology
Li, Peng
Mo, Tingting
2016 IEEE MTT-S INTERNATIONAL WIRELESS SYMPOSIUM (IWS), 2016,
[43] Negative charge-pump based antenna switch controller using 0.18 μm SOI CMOS technology
Cho, C.
Cha, J.
Ahn, M.
Kim, J. J.
Lee, C.
ELECTRONICS LETTERS, 2011, 47 (06) : 371 - U31
[44] Aldo-X Bifunctional Building Blocks for the Synthesis of Heterocycles
Ravichandiran, Palanisamy
Lai, Bingbing
Gu, Yanlong
CHEMICAL RECORD, 2017, 17 (02): : 142 - 183
[45] Building blocks of a scalable and radiation-hardened integrated transmitter unit based on 250 nm SOI
Zhang, Y.
Schneider, M.
Karnick, D.
Eisenblaetter, L.
Kuehner, T.
Weber, M.
OPTICAL INTERCONNECTS XX, 2020, 11286
[46] A 237 ppm/°C L-Band Active Inductance Based Voltage Controlled Oscillator in SOI 0.18 μm
Martins, J. R. O. R.
Alves, Francisco
Ferreira, Pietro M.
34TH SBC/SBMICRO/IEEE/ACM SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2021), 2021,
[47] X-Ray Crystal Structure Determinations of Galactosylacetylene Building Blocks
Leaver, David J.
Hughes, Andrew B.
Polyzos, Anastasios
White, Jonathan M.
JOURNAL OF CARBOHYDRATE CHEMISTRY, 2010, 29 (8-9) : 379 - 385
[48] Dual-mode MOS SOI nanoscale transistor serving as a building block for optical communication between blocks
Bendayan, Michael
Sabo, Roi
Zolberg, Roee
Mandelbaum, Yaakov
Chelly, Avraham
Karsenty, Avi
PHOTONIC AND PHONONIC PROPERTIES OF ENGINEERED NANOSTRUCTURES VII, 2017, 10112
[49] X-FAB发表第一套0.35微米100V高电压纯晶圆代工技术
电子与电脑, 2010, (08) : 90 - 90
[50] A Broadband Digital Step Attenuator with Low Phase Error and Low Insertion Loss in 0.18-μm SOI CMOS Technology
Cho, Moon-Kyu
Kim, Jeong-Geun
Baek, Donghyun
ETRI JOURNAL, 2013, 35 (04) : 638 - 643

← 1 2 3 4 5 →