Building blocks X-FAB SOI 0.18 μm

被引：0

作者：

Cizel, J. -B. ^{[1
,3
]}

Ahmad, S. ^{[3
]}

Callier, S. ^{[2
]}

Cornat, R. ^{[1
]}

Dulucq, F. ^{[2
]}

Fleury, J. ^{[3
]}

Martin-Chassard, G. ^{[2
]}

Raux, L. ^{[2
]}

de La Taille, C. ^{[2
]}

Thienpont, D. ^{[2
]}

机构：

[1] Ecole Polytech, CNRS IN2P3, LLR, F-91128 Palaiseau, France

[2] Ecole Polytech, CNRS IN2P3, OMEGA, F-91128 Palaiseau, France

[3] WEEROC SAS, F-91400 Orsay, France

来源：

JOURNAL OF INSTRUMENTATION | 2015年 / 10卷

关键词：

Analogue electronic circuits; Calorimeters; Front-end electronics for detector readout;

D O I：

10.1088/1748-0221/10/02/C02007

中图分类号：

TH7 [仪器、仪表];

学科分类号：

0804 ; 080401 ; 081102 ;

摘要：

This work has been done in order to study a new technology provided by X-FAB named xt018. It is an SOI (Silicon On Insulator) technology with a minimal gate length of 180 nm. Building blocks have been done to test the advantages and drawbacks of this technology compared to the one currently used (AMS SiGe 0.35 mu m). These building blocks have been designed to fit in an existing experience housed by the CALICE collaboration: the read-out chip for the Electromagnetic CALorimeter (ECAL) of the foreseen International Linear Collider (ILC). Performances will be compared to those of the SKIROC2 chip designed by the OMEGA laboratory, trying to fit the same r equirements. The chip is being manufactured and will be back for measurements in December, the displayed results are only simulation results and thus the conclusions concerning the performances of these building blocks are subject to change.

引用

页数：9

共 50 条

[31] FAST IDENTIFICATION BY FAB-MASS SPECTROMETRY OF BUILDING-BLOCKS FOR OLIGONUCLEOTIDE SYNTHESIS
GROTJAHN, L
FRANK, R
HEISTERBERGMOUTSIS, G
BLOCKER, H
TETRAHEDRON LETTERS, 1984, 25 (47) : 5373 - 5376
[32] Design and Implementation of 5.8 GHz LC Bandpass Filter in 0.18 μm HR-SOI Technology
Vanukuru, Venkata Narayana Rao
PROCEEDINGS OF THE 2019 IEEE ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2019, : 210 - 212
[33] A 10 Gbase Ethernet Transceiver (LAN PHY) in a 1.8 V, 0.18 μm SOI/CMOS technology
Yoshimura, T
Ueda, K
Takasoh, J
Kondoh, H
IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (04) : 643 - 651
[34] Transient Response of 0.18-μm SOI MOSFETs and SRAM Bit-Cells to Heavy-Ion Irradiation for Variable SOI Film Thickness
Aditya, Kritika
Jha, Chandan K.
Basra, Sanjeev
Jatana, H. S.
Dixit, Abhisek
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (11) : 4826 - 4833
[35] On the building blocks of the M31 and Milky Way halos
Monelli, Matteo
WIDE-FIELD VARIABILITY SURVEYS: A 21ST CENTURY PERSPECTIVE, 2017, 152
[36] XS018传感器工艺平台开放BSI功能德国X-FAB半导体制造厂
传感器世界, 2024, (04) : 42 - 43
[37] Low-power low-noise neural amplifier in 0.18μm FD-SOI technology
Kim, Donghwi
Kamoua, Ridha
Stanacevic, Milutin
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 805 - 808
[38] Analysis and optimization of safe-operating-area of LUDMOS transistors based on 0.18 μm SOI CMOS technology
Cortes, I.
Toulon, G.
Morancho, F.
Urresti, J.
Perpina, X.
Villard, B.
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2010, 25 (04)
[39] 0.18μm SOI NMOS单粒子效应中电荷累积机理的仿真研究
邱恒功
李洛宇
裴国旭
杜明
科学技术与工程, 2013, 13 (21) : 6200 - 6202+6224
[40] 基于0.18μm工艺SOI技术60V LDMOS的设计与分析
戚帆
檀柏梅
翁坤
宋雯
电子器件, 2013, 36 (02) : 139 - 142

← 1 2 3 4 5 →