A simulation based analysis of cycle time distribution, and throughput in semiconductor backend manufacturing

被引:54
|
作者
Sivakumar, AI
Chong, CS
机构
[1] Nanyang Technol Univ, Sch Mech & Prod Engn, Nanyang 639798, Singapore
[2] Gint Inst Mfg Technol, Nanyang 638075, Singapore
关键词
98 percentile cycle time; simulation; throughput; lot release scheduling; cycle time distribution; semiconductor manufacturing;
D O I
10.1016/S0166-3615(01)00081-1
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
This paper presents a preliminary analysis of the relationship between selected input and output variables in semiconductor backend manufacturing system, using a data driven discrete event simulation model. This study is of interest and importance for a better understanding of the controllable input variables in an effort to reduce factory cycle time and distribution. Our analysis quantifies the effect of varying the input variables of lot release controls, heuristic machine dispatching rules, elimination of selected processes, material handling time, set-up time, and machine up time on selected output variables of throughput, cycle time and cycle time spread. Simulation model of a semiconductor site based in Singapore is used as the base case and the effects are quantified against the base model. (C) 2001 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:59 / 78
页数:20
相关论文
共 50 条
  • [1] Simulation based cause and effect analysis of cycle time distribution in semiconductor backend
    Sivakumar, AI
    PROCEEDINGS OF THE 2000 WINTER SIMULATION CONFERENCE, VOLS 1 AND 2, 2000, : 1464 - 1471
  • [2] A simulation-based analysis of the cycle time of cluster tools in semiconductor manufacturing
    Niedermayer, H
    Rose, O
    SIMULATION IN INDUSTRY, 2003, : 349 - 354
  • [3] Modeling causes and effects of semiconductor backend cycle time
    Sivakumar, AI
    Choong, NF
    Chong, CS
    SOLID STATE TECHNOLOGY, 2001, 44 (12) : 51 - +
  • [4] Simulation based scheduling system in a semiconductor backend facility
    Werner, Sebastian
    Horn, Sven
    Weigert, Gerald
    Jaehnig, Thomas
    PROCEEDINGS OF THE 2006 WINTER SIMULATION CONFERENCE, VOLS 1-5, 2006, : 1741 - +
  • [5] Application of simulation-based scheduling in a semiconductor backend facility
    Horn, Sven
    Weigert, Gerald
    Schoenig, Petra
    Thamm, Gerolf
    ESTC 2006: 1ST ELECTRONICS SYSTEMINTEGRATION TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2006, : 1122 - +
  • [6] Comparison of manufacturing system configurations using simulation cycle time and throughput plots
    Tesfamariam, D
    Lindberg, B
    PROCEEDINGS OF THE FIFTEENTH IASTED INTERNATIONAL CONFERENCE ON MODELLING AND SIMULATION, 2004, : 379 - 382
  • [7] Measuring manufacturing throughput using takt time analysis and simulation
    Duanmu, Jun
    Taaffe, Kevin
    PROCEEDINGS OF THE 2007 WINTER SIMULATION CONFERENCE, VOLS 1-5, 2007, : 1612 - 1619
  • [8] Study of cycle time caused by lot arrival distribution in a Semiconductor Manufacturing Line
    Inoue, T
    Ishii, Y
    Igarashi, K
    Muneta, T
    Imaoka, K
    ISSM 2005: IEEE International Symposium on Semiconductor Manufacturing, Conference Proceedings, 2005, : 115 - 118
  • [9] Nonlinear regression fits for simulated cycle time vs. throughput curves for semiconductor manufacturing
    Johnson, RT
    Yang, F
    Ankenman, BE
    Nelson, BL
    PROCEEDINGS OF THE 2004 WINTER SIMULATION CONFERENCE, VOLS 1 AND 2, 2004, : 1951 - 1955
  • [10] Simulation based cause and effect analysis of cycle time and WIP in semiconductor wafer fabrication
    Qi, C
    Tang, TK
    Sivakumar, AI
    PROCEEDINGS OF THE 2002 WINTER SIMULATION CONFERENCE, VOLS 1 AND 2, 2002, : 1423 - 1430