A simulation based analysis of cycle time distribution, and throughput in semiconductor backend manufacturing

被引:54
|
作者
Sivakumar, AI
Chong, CS
机构
[1] Nanyang Technol Univ, Sch Mech & Prod Engn, Nanyang 639798, Singapore
[2] Gint Inst Mfg Technol, Nanyang 638075, Singapore
关键词
98 percentile cycle time; simulation; throughput; lot release scheduling; cycle time distribution; semiconductor manufacturing;
D O I
10.1016/S0166-3615(01)00081-1
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
This paper presents a preliminary analysis of the relationship between selected input and output variables in semiconductor backend manufacturing system, using a data driven discrete event simulation model. This study is of interest and importance for a better understanding of the controllable input variables in an effort to reduce factory cycle time and distribution. Our analysis quantifies the effect of varying the input variables of lot release controls, heuristic machine dispatching rules, elimination of selected processes, material handling time, set-up time, and machine up time on selected output variables of throughput, cycle time and cycle time spread. Simulation model of a semiconductor site based in Singapore is used as the base case and the effects are quantified against the base model. (C) 2001 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:59 / 78
页数:20
相关论文
共 50 条
  • [41] Cycle time and throughput rate modelling study through the simulation platform
    Xiong, Fei
    Yao, Jin
    Sensors and Transducers, 2014, 165 (02): : 213 - 220
  • [42] Manufacturing cycle time reduction using balance control in the semiconductor fabrication line
    Lee, YH
    Kim, T
    PRODUCTION PLANNING & CONTROL, 2002, 13 (06) : 529 - 540
  • [43] PRIORITY MIX PLANNING FOR CYCLE TIME-DIFFERENTIATED SEMICONDUCTOR MANUFACTURING SERVICES
    Chang, Shi-Chung
    Su, Shin-Shyu
    Chen, Ke-Ju
    2008 WINTER SIMULATION CONFERENCE, VOLS 1-5, 2008, : 2251 - 2259
  • [44] Conveyer belt model to analyze cycle time conditions in a semiconductor manufacturing line
    Inoue, Toshikazu
    Ishii, Yoshio
    Igarashi, Kouichi
    Takagi, Hideo
    Muneta, Taka
    Imaoka, Kazunori
    ISSM 2006 CONFERENCE PROCEEDINGS- 13TH INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, 2006, : 74 - 77
  • [45] Reduce Cycle Time at Semiconductor Assembly Test Manufacturing withFactory Physics Methodology
    Fei, Xiong
    Jin, Yao
    MATERIALS PROCESSING AND MANUFACTURING III, PTS 1-4, 2013, 753-755 : 3166 - +
  • [46] Simulation-based assessment of batching heuristics in semiconductor manufacturing
    Mönch, L
    Habenicht, I
    PROCEEDINGS OF THE 2003 WINTER SIMULATION CONFERENCE, VOLS 1 AND 2, 2003, : 1338 - 1345
  • [47] A Simulation Based Optimization Approach for Scheduling of a Semiconductor Manufacturing System
    Gao, Hai
    Qiao, Fei
    Ma, Yumin
    Kong, Lingyi
    2014 IEEE INTERNATIONAL CONFERENCE ON SYSTEM SCIENCE AND ENGINEERING (ICSSE), 2014, : 251 - 254
  • [48] Push and Time at Operation strategies for cycle time minimization in global fab scheduling for semiconductor manufacturing
    Barhebwa-Mushamuka, F.
    Dauzere-Peres, S.
    Yugma, C.
    2021 IEEE 17TH INTERNATIONAL CONFERENCE ON AUTOMATION SCIENCE AND ENGINEERING (CASE), 2021, : 1309 - 1314
  • [49] Maximizing productivity improvements using Short Cycle Time Manufacturing (SCM) concepts in a semiconductor manufacturing line
    Martin, DP
    2000 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP, 2000, : 63 - 67
  • [50] Simulation based real-time scheduling method for dispatching and rework control of semiconductor manufacturing system
    Zhang, Huai
    Jiang, Zhibin
    Guo, Chengtao
    2007 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN AND CYBERNETICS, VOLS 1-8, 2007, : 1106 - 1110