Push and Time at Operation strategies for cycle time minimization in global fab scheduling for semiconductor manufacturing

被引:1
|
作者
Barhebwa-Mushamuka, F. [1 ]
Dauzere-Peres, S. [2 ]
Yugma, C. [2 ]
机构
[1] IMT Atlantique, Dept Automat Prod & Comp Sci, Nantes, France
[2] Univ Clermont Auvergne, CNRS, Mines St Etienne, UMR 6158 LIMOS CMP,Dept Mfg Sci & Logist, F-13541 Gardanne, France
关键词
REDUCTION;
D O I
10.1109/CASE49439.2021.9551497
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper investigates two global scheduling strategies for cycle time minimization in semiconductor manufacturing. These global scheduling strategies represented as a linear programming models are compared to a First-in-First out dispatching rule. The first global scheduling strategy is a Push strategy, in which products are pushed to their final operations using high Work-In-Process holding costs on the first operations. The second global scheduling strategy is a Time at Operation strategy, where Work-In-Process quantities that have arrived at different times in an operation are penalized differently. The computational results performed on industrial data using the Anylogic simulation software coupled with IBM ILOG CPLEX show that the Time at Operation strategy minimizes the cycle time while maintaining a high throughput compared to the Push strategy and the simple First-In-First-Out dispatching rule. The paper also shows, when production targets are determined using the Push strategy, products with a large number of operations are prioritized.
引用
收藏
页码:1309 / 1314
页数:6
相关论文
共 50 条
  • [1] A global scheduling approach for cycle time control in complex manufacturing systems
    Barhebwa-Mushamuka, Felicien
    Dauzere-Peres, Stephane
    Yugma, Claude
    INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2023, 61 (02) : 559 - 579
  • [2] WORK-IN-PROCESS BALANCING CONTROL IN GLOBAL FAB SCHEDULING FOR SEMICONDUCTOR MANUFACTURING
    Barhebwa-Mushamuka, Felicien
    Dauzere-Peres, Stephan
    Saint-Etienne, Mines
    2019 WINTER SIMULATION CONFERENCE (WSC), 2019, : 2257 - 2268
  • [3] Effective implementation of cycle time reduction strategies for semiconductor back-end manufacturing
    Domaschke, J
    Brown, S
    Robinson, J
    Leibl, F
    1998 WINTER SIMULATION CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 1998, : 985 - 992
  • [4] EFFICIENT SCHEDULING POLICIES TO REDUCE MEAN AND VARIANCE OF CYCLE-TIME IN SEMICONDUCTOR MANUFACTURING PLANTS
    LU, SCH
    RAMASWAMY, D
    KUMAR, PR
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1994, 7 (03) : 374 - 388
  • [5] Manufacturing intelligence to forecast and reduce semiconductor cycle time
    Chien, Chen-Fu
    Hsu, Chia-Yu
    Hsiao, Chih-Wei
    JOURNAL OF INTELLIGENT MANUFACTURING, 2012, 23 (06) : 2281 - 2294
  • [6] Manufacturing intelligence to forecast and reduce semiconductor cycle time
    Chen-Fu Chien
    Chia-Yu Hsu
    Chih-Wei Hsiao
    Journal of Intelligent Manufacturing, 2012, 23 : 2281 - 2294
  • [7] Automation: Key to Cycle Time Improvement in Semiconductor Manufacturing
    Sonar, Amit
    Shinde, Satyajit
    Teh, Susanto
    2013 24TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2013, : 93 - 98
  • [8] Minimization of expected cycle time in manufacturing cells with uncontrollable behavior
    Kobetski, Avenir
    Richardssont, Johan
    Akesson, Knut
    Fabian, Martin
    2007 IEEE INTERNATIONAL CONFERENCE ON AUTOMATION SCIENCE AND ENGINEERING, VOLS 1-3, 2007, : 816 - 821
  • [9] Application of pheromone to dynamic real-time scheduling for semiconductor wafer fab
    Li, L
    Qiao, F
    Wu, QD
    IMAGE PROCESSING, BIOMEDICINE, MULTIMEDIA, FINANCIAL ENGINEERING AND MANUFACTURING, VOL 18, 2004, 18 : 425 - 430
  • [10] Scheduling and control for time-constrained processes in semiconductor manufacturing
    Sun, DS
    Choung, YI
    Lee, YJ
    Jang, YC
    ISSM 2005: IEEE International Symposium on Semiconductor Manufacturing, Conference Proceedings, 2005, : 295 - 298