Push and Time at Operation strategies for cycle time minimization in global fab scheduling for semiconductor manufacturing

被引:1
|
作者
Barhebwa-Mushamuka, F. [1 ]
Dauzere-Peres, S. [2 ]
Yugma, C. [2 ]
机构
[1] IMT Atlantique, Dept Automat Prod & Comp Sci, Nantes, France
[2] Univ Clermont Auvergne, CNRS, Mines St Etienne, UMR 6158 LIMOS CMP,Dept Mfg Sci & Logist, F-13541 Gardanne, France
关键词
REDUCTION;
D O I
10.1109/CASE49439.2021.9551497
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper investigates two global scheduling strategies for cycle time minimization in semiconductor manufacturing. These global scheduling strategies represented as a linear programming models are compared to a First-in-First out dispatching rule. The first global scheduling strategy is a Push strategy, in which products are pushed to their final operations using high Work-In-Process holding costs on the first operations. The second global scheduling strategy is a Time at Operation strategy, where Work-In-Process quantities that have arrived at different times in an operation are penalized differently. The computational results performed on industrial data using the Anylogic simulation software coupled with IBM ILOG CPLEX show that the Time at Operation strategy minimizes the cycle time while maintaining a high throughput compared to the Push strategy and the simple First-In-First-Out dispatching rule. The paper also shows, when production targets are determined using the Push strategy, products with a large number of operations are prioritized.
引用
收藏
页码:1309 / 1314
页数:6
相关论文
共 50 条
  • [21] Analyses on Cleanroom-Free Performance and Transistor Manufacturing Cycle Time of Minimal Fab
    Khumpuang, Sommawan
    Imura, Fumito
    Hara, Shiro
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2015, 28 (04) : 551 - 556
  • [22] A Fuzzy Collaborative Sensor Network for Semiconductor Manufacturing Cycle Time Forecasting
    Lin, Yu-Cheng
    Chen, Toly
    Wang, Yu-Cheng
    INTERNATIONAL JOURNAL OF DISTRIBUTED SENSOR NETWORKS, 2013,
  • [23] Shortening of cycle time in semiconductor manufacturing via meaningful lot sizes
    Eberts, Dietrich
    Keil, Sophia
    Peipp, Frederik
    Lasch, Rainer
    2015 26TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2015, : 34 - 41
  • [24] SWARM INTELLIGENCE BASED DYNAMIC REAL-TIME SCHEDULING APPROACH FOR SEMICONDUCTOR WAFER FAB
    Li Li Fei Qiao Wu Qidi School of Electronics & Information Engineering
    Chinese Journal of Mechanical Engineering, 2005, (01) : 71 - 74
  • [25] Global production time minimization using a cyclic scheduling policy: the transitory analysis
    Fratini, L
    Passannanti, G
    ADVANCED MANUFACTURING PROCESSES, SYSTEMS, AND TECHNOLOGIES (AMPST 99), 1999, : 67 - 76
  • [26] A nonlinear scheduling rule incorporating fuzzy-neural remaining cycle time estimator for scheduling a semiconductor manufacturing factory-a simulation study
    Chen, Toly
    Wang, Yi-Chi
    INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2009, 45 (1-2): : 110 - 121
  • [27] SCHEDULING JOBS WITH TIME CONSTRAINTS BETWEEN CONSECUTIVE PROCESS STEPS IN SEMICONDUCTOR MANUFACTURING
    Klemmt, Andreas
    Moench, Lars
    2012 WINTER SIMULATION CONFERENCE (WSC), 2012,
  • [28] Scheduling for a flow shop with waiting time constraints and missing operations in semiconductor manufacturing
    Han, Jun-Hee
    Lee, Ju-Yong
    ENGINEERING OPTIMIZATION, 2023, 55 (10) : 1742 - 1759
  • [29] Modeling and real-time scheduling of semiconductor manufacturing line based on simulation
    Wang, Zhongjie
    Jiang, Xinhua
    Wu, Qidi
    BIO-INSPIRED COMPUTATIONAL INTELLIGENCE AND APPLICATIONS, 2007, 4688 : 579 - +
  • [30] Global optimization algorithm to time-varying reconfiguration for operation cost minimization
    Wu, Jian-Zhong
    Yu, Yi-Xin
    2003, Chinese Society of Electrical Engineering (23):