GPUOPT: Power-efficient Photonic Network-on-Chip for a Scalable GPU

被引:3
|
作者
Bashir, Janibul [1 ]
Sarangi, Smruti R. [2 ]
机构
[1] Indian Inst Technol, Dept Comp Sci & Engn, New Delhi 110016, India
[2] Indian Inst Technol, Dept Comp Sci & Engn, Dept Elect Engn, New Delhi 110016, India
关键词
On-chip networks; photonics; static power consumption; GPUs; DESIGN SPACE; INTERCONNECTION; LASER;
D O I
10.1145/3416850
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
On-chip photonics is a disruptive technology, and such NoCs are superior to traditional electrical NoCs in terms of latency, power, and bandwidth. Hence, researchers have proposed a wide variety of optical networks for multicore processors. The high bandwidth and low latency features of photonic NoCs have led to the overall improvement in the system performance. However, there are very few proposals that discuss the usage of optical interconnects in Graphics Processor Units (GPUs). GPUs can also substantially gain from such novel technologies, because they need to provide significant computational throughput without further stressing their power budgets. The main shortcoming of optical networks is their high static power usage, because the lasers are turned on all the time by default, even when there is no traffic inside the chip, and thus sophisticated laser modulation schemes are required. Such modulation schemes base their decisions on an accurate prediction of network traffic in the future. In this article, we propose an energy-efficient and scalable optical interconnect for modern GPUs called GPUOPT that smartly creates an overlay network by dividing the symmetric multiprocessors (SMs) into clusters. It furthermore has separate sub-networks for coherence and non-coherence traffic. To further increase the throughput, we connect the off-chip memory with optical links as well. Subsequently, we show that traditional laser modulation schemes (for reducing static power consumption) that were designed for multicore processors are not that effective for GPUs. Hence, there was a need to create a bespoke scheme for predicting the laser power usage in GPUs. Using this set of techniques, we were able to improve the performance of a modern GPU by 45% as compared to a state-of-the-art electrical NoC. Moreover, as compared to competing optical NoCs for GPUs, our scheme reduces the laser power consumption by 67%, resulting in a net 65% reduction in ED2 for a suite of Rodinia benchmarks.
引用
收藏
页数:26
相关论文
共 50 条
  • [41] Scalable THz Network-On-Chip Architecture for Multichip Systems
    Tahanian, Esmaeel
    Tajary, Alireza
    Rezvani, Mohsen
    Fateh, Mansoor
    JOURNAL OF COMPUTER NETWORKS AND COMMUNICATIONS, 2020, 2020 (2020)
  • [42] BoostNoC: Power Efficient Network-on-Chip Architecture for Near Threshold Computing
    Rajamanikkam, Chidhambaranathan
    Rajesh, J. S.
    Chakraborty, Koushik
    Roy, Sanghamitra
    2016 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2016,
  • [43] Dynamic Power Management with Power Network-on-Chip
    Vaisband, Inna
    Friedman, Eby G.
    2014 IEEE 12TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2014, : 225 - 228
  • [44] A CDMA based scalable hierarchical architecture for network-on-chip
    Badry, Ahmed A. El
    Ghany, Mohamed A. Abd El
    International Journal of Computer Science Issues, 2012, 9 (5 5-2): : 241 - 246
  • [45] Power Analysis for Asynchronous Network-on-Chip
    Abd El Ghany, Mohamed A.
    Reehal, Gursharan
    Ismail, Mohammed
    IEEJ TRANSACTIONS ON ELECTRICAL AND ELECTRONIC ENGINEERING, 2013, 8 : S72 - S80
  • [46] Dynamic Power Management of Network-on-Chip
    Gigli, Stefano
    Montesi, Luca Casagrande
    Primavera, Andrea
    Conti, Massimo
    VLSI CIRCUITS AND SYSTEMS IV, 2009, 7363
  • [47] Baldur: A Power-Efficient and Scalable Network Using All-Optical Switches
    Jokar, Mohammad Reza
    Qiu, Junyi
    Chong, Frederic T.
    Goddard, Lynford L.
    Dallesasse, John M.
    Feng, Milton
    Li, Yanjing
    2020 IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA 2020), 2020, : 153 - 166
  • [48] Potential Threats and Possible Countermeasures for Photonic Network-on-Chip
    Guo, Pengxing
    Hou, Weigang
    Guo, Lei
    Cao, Zizheng
    Ning, Zhaolong
    IEEE COMMUNICATIONS MAGAZINE, 2020, 58 (09) : 48 - 53
  • [49] On the Design of a Fault-tolerant Photonic Network-on-Chip
    Meyer, Michael Conrad
    Ben Ahmed, Akram
    Tanaka, Yuki
    Ben Abdallah, Abderazek
    2015 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC 2015): BIG DATA ANALYTICS FOR HUMAN-CENTRIC SYSTEMS, 2015, : 821 - 826
  • [50] PID Controlled Thermal Management in Photonic Network-on-Chip
    Dang, Dharanidhar
    Mahapatra, Rabi
    Kim, Eun Jung
    2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2015, : 17 - 23