Dynamic Power Management with Power Network-on-Chip

被引:0
|
作者
Vaisband, Inna [1 ]
Friedman, Eby G. [1 ]
机构
[1] Univ Rochester, Dept Elect & Comp Engn, Rochester, NY 14627 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A critical challenge in multifunctional heterogeneous systems-on-chip is delivering high quality dynamically controlled power to support power efficient and portable systems. Efficiently providing multiple point-of-load on-chip voltages requires fundamental changes to the power delivery and management process. The concept of a power network on-chip (PNoC) is introduced here as a general scalable platform for delivering and managing power. This network provides enhanced power control and real-time management of resource sharing for systematic and scalable management of the power delivery process in heterogeneous integrated circuits. To evaluate the performance of the proposed power delivery and management system, a PNoC with four power routers is investigated which supplies power to four power domains. The behavior of the individual power domains is modeled with IBM power grid benchmarks. The proposed architecture and circuits for sensing, routing, and dynamic control of the on-chip power are described. The built-in modularity of the PNoC is exploited to apply dynamic voltage scaling, illustrating the scalability of the PNoC platform while exhibiting power savings of up to 32%.
引用
收藏
页码:225 / 228
页数:4
相关论文
共 50 条
  • [1] Dynamic Power Management of Network-on-Chip
    Gigli, Stefano
    Montesi, Luca Casagrande
    Primavera, Andrea
    Conti, Massimo
    VLSI CIRCUITS AND SYSTEMS IV, 2009, 7363
  • [2] Power Network-on-Chip for Scalable Power Delivery
    Vaisband, Inna
    Friedman, Eby G.
    2014 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION (SLIP), 2014,
  • [3] DLPS: Dynamic Laser Power Scaling for Optical Network-on-Chip
    Lan, Fan
    Wu, Rui
    Zhang, Chong
    Pan, Yun
    Cheng, Kwang-ting
    2017 22ND ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2017, : 726 - 731
  • [4] Power Analysis for Asynchronous Network-on-Chip
    Abd El Ghany, Mohamed A.
    Reehal, Gursharan
    Ismail, Mohammed
    IEEJ TRANSACTIONS ON ELECTRICAL AND ELECTRONIC ENGINEERING, 2013, 8 : S72 - S80
  • [5] Communication Power Optimization for Network-on-Chip Architectures
    Shin, Dongkun
    Kim, Jihong
    JOURNAL OF LOW POWER ELECTRONICS, 2006, 2 (02) : 165 - 176
  • [6] A power and energy exploration of Network-on-Chip architectures
    Banerjee, Arnab
    Mullins, Robert
    Moore, Simon
    NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, 2007, : 163 - +
  • [7] Power Optimal Network-on-Chip Interconnect Design
    Vikas, G.
    Kuri, Joy
    Varghese, Kuruvilla
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2009, : 147 - 150
  • [8] A power and performance model for network-on-chip architectures
    Banerjee, N
    Vellanki, P
    Chatha, KS
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1250 - 1255
  • [9] A Power, Thermal and Reliability-Aware Network-on-Chip
    Sharma, Ashish
    Gupta, Yogendra
    Yadav, Sonal
    Bhargava, Lava
    Gaur, Manoj Singh
    Laxmi, Vijay
    2017 3RD IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2017, : 243 - 245
  • [10] Power-gating technique for network-on-chip buffers
    Casu, M. R.
    Yadav, M. K.
    Zamboni, M.
    ELECTRONICS LETTERS, 2013, 49 (23) : 1438 - 1440