Dynamic Power Management with Power Network-on-Chip

被引:0
|
作者
Vaisband, Inna [1 ]
Friedman, Eby G. [1 ]
机构
[1] Univ Rochester, Dept Elect & Comp Engn, Rochester, NY 14627 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A critical challenge in multifunctional heterogeneous systems-on-chip is delivering high quality dynamically controlled power to support power efficient and portable systems. Efficiently providing multiple point-of-load on-chip voltages requires fundamental changes to the power delivery and management process. The concept of a power network on-chip (PNoC) is introduced here as a general scalable platform for delivering and managing power. This network provides enhanced power control and real-time management of resource sharing for systematic and scalable management of the power delivery process in heterogeneous integrated circuits. To evaluate the performance of the proposed power delivery and management system, a PNoC with four power routers is investigated which supplies power to four power domains. The behavior of the individual power domains is modeled with IBM power grid benchmarks. The proposed architecture and circuits for sensing, routing, and dynamic control of the on-chip power are described. The built-in modularity of the PNoC is exploited to apply dynamic voltage scaling, illustrating the scalability of the PNoC platform while exhibiting power savings of up to 32%.
引用
收藏
页码:225 / 228
页数:4
相关论文
共 50 条
  • [21] Power and Area Evaluation of a Fault-Tolerant Network-on-Chip
    Kadeed, Thawra
    Rambo, Eberle A.
    Ernst, Rolf
    2017 30TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2017, : 190 - 195
  • [22] Low-power and error coding for network-on-chip traffic
    Vitkovski, A
    Haukilahti, R
    Jantsch, A
    Nilsson, E
    22ND NORCHIP CONFERENCE, PROCEEDINGS, 2004, : 20 - 23
  • [23] A Unique Low Power Network-on-Chip Virtual Channel Router
    Srrayvinya, O. L. M.
    Vinodhini, M.
    Murty, N. S.
    2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2017, : 30 - 34
  • [24] ASYNCHRONOUS SWITCHING FOR LOW-POWER OCTAGON NETWORK-ON-CHIP
    El-Moursy, Magdy A.
    Shawkey, Heba A.
    2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 256 - 259
  • [25] Probabilistic Analysis of Power-Gating in Network-on-Chip Routers
    Nasirian, Nasim
    Soosahabi, Reza
    Bayoumi, Magdy A.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (02) : 242 - 246
  • [26] A SystemC platform for Network-on-Chip performance/power evaluation and comparison
    Gigli, Stefano
    Conti, Massimo
    PROCEEDINGS OF THE SEVENTH INTERNATIONAL WORKSHOP ON INTELLIGENT SOLUTIONS IN EMBEDDED SYSTEMS, 2009, : 63 - 69
  • [27] Network-on-chip link analysis under power and performance constraints
    Kim, Manho
    Kim, Daewook
    Sobelman, Gerald E.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4163 - +
  • [28] A CLOSED LOOP POWER MANAGER FOR TRANSMISSION POWER CONTROL IN WIRELESS NETWORK-ON-CHIP ARCHITECTURES
    Rusli, Mohd Shahrizal
    Mineo, Andrea
    Palesi, Maurizio
    Ascia, Giuseppe
    Catania, Vincenzo
    Yee, Ooi Chia
    Marsono, M. N.
    JURNAL TEKNOLOGI, 2015, 75 (01):
  • [29] A Voting Approach for Adaptive Network-on-Chip Power-Gating
    Huang, Jiayi
    Bhosekar, Shilpa
    Boyapati, Rahul
    Wang, Ningyuan
    Hur, Byul
    Yum, Ki Hwan
    Kim, Eun Jung
    IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (11) : 1962 - 1975
  • [30] PIRATE: A framework for power/performance exploration of network-on-chip architectures
    Palermo, C
    Silvano, C
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 521 - 531