GPUOPT: Power-efficient Photonic Network-on-Chip for a Scalable GPU

被引:3
|
作者
Bashir, Janibul [1 ]
Sarangi, Smruti R. [2 ]
机构
[1] Indian Inst Technol, Dept Comp Sci & Engn, New Delhi 110016, India
[2] Indian Inst Technol, Dept Comp Sci & Engn, Dept Elect Engn, New Delhi 110016, India
关键词
On-chip networks; photonics; static power consumption; GPUs; DESIGN SPACE; INTERCONNECTION; LASER;
D O I
10.1145/3416850
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
On-chip photonics is a disruptive technology, and such NoCs are superior to traditional electrical NoCs in terms of latency, power, and bandwidth. Hence, researchers have proposed a wide variety of optical networks for multicore processors. The high bandwidth and low latency features of photonic NoCs have led to the overall improvement in the system performance. However, there are very few proposals that discuss the usage of optical interconnects in Graphics Processor Units (GPUs). GPUs can also substantially gain from such novel technologies, because they need to provide significant computational throughput without further stressing their power budgets. The main shortcoming of optical networks is their high static power usage, because the lasers are turned on all the time by default, even when there is no traffic inside the chip, and thus sophisticated laser modulation schemes are required. Such modulation schemes base their decisions on an accurate prediction of network traffic in the future. In this article, we propose an energy-efficient and scalable optical interconnect for modern GPUs called GPUOPT that smartly creates an overlay network by dividing the symmetric multiprocessors (SMs) into clusters. It furthermore has separate sub-networks for coherence and non-coherence traffic. To further increase the throughput, we connect the off-chip memory with optical links as well. Subsequently, we show that traditional laser modulation schemes (for reducing static power consumption) that were designed for multicore processors are not that effective for GPUs. Hence, there was a need to create a bespoke scheme for predicting the laser power usage in GPUs. Using this set of techniques, we were able to improve the performance of a modern GPU by 45% as compared to a state-of-the-art electrical NoC. Moreover, as compared to competing optical NoCs for GPUs, our scheme reduces the laser power consumption by 67%, resulting in a net 65% reduction in ED2 for a suite of Rodinia benchmarks.
引用
收藏
页数:26
相关论文
共 50 条
  • [21] SoCIN: A parametric and scalable network-on-chip
    Zeferino, CA
    Susin, AA
    16TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2003, PROCEEDINGS, 2003, : 169 - 174
  • [22] ChangeSUB: A power efficient multiple network-on-chip architecture
    Baharloo, Mohammad
    Aligholipour, Rashid
    Abdollahi, Meisam
    Khonsari, Ahmad
    COMPUTERS & ELECTRICAL ENGINEERING, 2020, 83 (83)
  • [23] A Power Efficient and Compact Optical Interconnect for Network-on-Chip
    Chen, Zheng
    Gu, Huaxi
    Yang, Yintang
    Bai, Luying
    Li, Hui
    IEEE COMPUTER ARCHITECTURE LETTERS, 2014, 13 (01) : 5 - 8
  • [24] Power Efficient Router Architecture for Wireless Network-on-Chip
    Mondal, Hemanta Kumar
    Gade, Sri Harsha
    Kishore, Raghav
    Kaushik, Shashwat
    Deb, Sujay
    PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN ISQED 2016, 2016, : 227 - 233
  • [25] Power-efficient error-resilient network-on-chip router using selective error correction code scheme
    Li, C. -L.
    Kim, Y. -W.
    Lee, Y. S.
    Han, T. H.
    ELECTRONICS LETTERS, 2018, 54 (24) : 1368 - 1369
  • [26] QORE: A Fault Tolerant Network-on-Chip Architecture with Power-Efficient Quad-Function Channel (QFC) Buffers
    DiTomaso, Dominic
    Kodi, Avinash
    Louri, Ahmed
    2014 20TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA-20), 2014, : 320 - 331
  • [27] An innovative power-efficient architecture for input buffer of network on chip
    Huang, Kun
    Wang, Jun
    Zhang, Ge
    2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATION TECHNOLOGY, PROCEEDINGS, 2007, : 245 - +
  • [28] Software Defined Network-on-Chip for Scalable CMPs
    Scionti, Alberto
    Mazumdar, Somnath
    Portero, Antoni
    2016 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS 2016), 2016, : 112 - 115
  • [29] GigaNoC - A hierarchical Network-on-Chip for scalable Chip-Multiprocessors
    Puttmann, Christoph
    Niemann, Joerg-Christian
    Porrmann, Mario
    Rueckert, Ulrich
    DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2007, : 495 - +
  • [30] A Scalable and Low-Power FPGA-Aware Network-on-Chip Architecture
    Mazumdar, Somnath
    Scionti, Alberto
    Portero, Antoni
    Martinovic, Jan
    Terzo, Olivier
    COMPLEX, INTELLIGENT, AND SOFTWARE INTENSIVE SYSTEMS, CISIS-2017, 2018, 611 : 407 - 420