共 50 条
- [21] SoCIN: A parametric and scalable network-on-chip 16TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2003, PROCEEDINGS, 2003, : 169 - 174
- [24] Power Efficient Router Architecture for Wireless Network-on-Chip PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN ISQED 2016, 2016, : 227 - 233
- [26] QORE: A Fault Tolerant Network-on-Chip Architecture with Power-Efficient Quad-Function Channel (QFC) Buffers 2014 20TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA-20), 2014, : 320 - 331
- [27] An innovative power-efficient architecture for input buffer of network on chip 2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATION TECHNOLOGY, PROCEEDINGS, 2007, : 245 - +
- [28] Software Defined Network-on-Chip for Scalable CMPs 2016 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS 2016), 2016, : 112 - 115
- [29] GigaNoC - A hierarchical Network-on-Chip for scalable Chip-Multiprocessors DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2007, : 495 - +
- [30] A Scalable and Low-Power FPGA-Aware Network-on-Chip Architecture COMPLEX, INTELLIGENT, AND SOFTWARE INTENSIVE SYSTEMS, CISIS-2017, 2018, 611 : 407 - 420