GPUOPT: Power-efficient Photonic Network-on-Chip for a Scalable GPU

被引:3
|
作者
Bashir, Janibul [1 ]
Sarangi, Smruti R. [2 ]
机构
[1] Indian Inst Technol, Dept Comp Sci & Engn, New Delhi 110016, India
[2] Indian Inst Technol, Dept Comp Sci & Engn, Dept Elect Engn, New Delhi 110016, India
关键词
On-chip networks; photonics; static power consumption; GPUs; DESIGN SPACE; INTERCONNECTION; LASER;
D O I
10.1145/3416850
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
On-chip photonics is a disruptive technology, and such NoCs are superior to traditional electrical NoCs in terms of latency, power, and bandwidth. Hence, researchers have proposed a wide variety of optical networks for multicore processors. The high bandwidth and low latency features of photonic NoCs have led to the overall improvement in the system performance. However, there are very few proposals that discuss the usage of optical interconnects in Graphics Processor Units (GPUs). GPUs can also substantially gain from such novel technologies, because they need to provide significant computational throughput without further stressing their power budgets. The main shortcoming of optical networks is their high static power usage, because the lasers are turned on all the time by default, even when there is no traffic inside the chip, and thus sophisticated laser modulation schemes are required. Such modulation schemes base their decisions on an accurate prediction of network traffic in the future. In this article, we propose an energy-efficient and scalable optical interconnect for modern GPUs called GPUOPT that smartly creates an overlay network by dividing the symmetric multiprocessors (SMs) into clusters. It furthermore has separate sub-networks for coherence and non-coherence traffic. To further increase the throughput, we connect the off-chip memory with optical links as well. Subsequently, we show that traditional laser modulation schemes (for reducing static power consumption) that were designed for multicore processors are not that effective for GPUs. Hence, there was a need to create a bespoke scheme for predicting the laser power usage in GPUs. Using this set of techniques, we were able to improve the performance of a modern GPU by 45% as compared to a state-of-the-art electrical NoC. Moreover, as compared to competing optical NoCs for GPUs, our scheme reduces the laser power consumption by 67%, resulting in a net 65% reduction in ED2 for a suite of Rodinia benchmarks.
引用
收藏
页数:26
相关论文
共 50 条
  • [31] Silicon photonic network-on-chip and enabling components
    Hu Ting
    Qiu Chen
    Yu Ping
    Yang LongZhi
    Wang WanJun
    Jiang XiaoQing
    Yang Mei
    Zhang Lei
    Yang JianYi
    SCIENCE CHINA-TECHNOLOGICAL SCIENCES, 2013, 56 (03) : 543 - 553
  • [32] SecONet: A Security Framework for a Photonic Network-on-Chip
    Bashir, Janibul
    Goodchild, Chandran
    Sarangi, Smruti Ranjan
    2020 14TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), 2020,
  • [33] Silicon photonic network-on-chip and enabling components
    Ting Hu
    Chen Qiu
    Ping Yu
    LongZhi Yang
    WanJun Wang
    XiaoQing Jiang
    Mei Yang
    Lei Zhang
    JianYi Yang
    Science China Technological Sciences, 2013, 56 : 543 - 553
  • [34] Silicon photonic network-on-chip and enabling components
    HU Ting
    QIU Chen
    YU Ping
    YANG LongZhi
    WANG WanJun
    JIANG XiaoQing
    YANG Mei
    ZHANG Lei
    YANG JianYi
    Science China(Technological Sciences), 2013, (03) : 543 - 553
  • [35] Silicon photonic network-on-chip and enabling components
    HU Ting
    QIU Chen
    YU Ping
    YANG LongZhi
    WANG WanJun
    JIANG XiaoQing
    YANG Mei
    ZHANG Lei
    YANG JianYi
    Science China(Technological Sciences), 2013, 56 (03) : 543 - 553
  • [36] Software-Defined Photonic Network-on-Chip
    Wang, Junhui
    Zhu, Ming
    Peng, Chao
    Zhou, Lewen
    Qian, Yue
    Dou, Wenhua
    2014 THIRD INTERNATIONAL CONFERENCE ON E-TECHNOLOGIES AND NETWORKS FOR DEVELOPMENT (ICEND), 2014, : 127 - 130
  • [37] A Scalable Network-on-Chip based Neural Network Implementation on FPGAs
    Thanh Thi Thanh Bui
    Phillips, Braden
    2019 IEEE - RIVF INTERNATIONAL CONFERENCE ON COMPUTING AND COMMUNICATION TECHNOLOGIES (RIVF), 2019, : 30 - 35
  • [38] Scalable Power-Efficient Kilo-Core Photonic-Wireless NoC Architectures
    Kodi, Avinash
    Shiflett, Kyle
    Kaya, Savas
    Laha, Soumyasanta
    Louri, Ahmed
    2018 32ND IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS), 2018, : 1010 - 1019
  • [39] DSNOC: A Hybrid Dense-Sparse Network-on-Chip Architecture for Efficient Scalable Computing
    Xu, Thomas Canhao
    Leppanen, Ville
    Forsell, Martti
    2013 IEEE 11TH INTERNATIONAL CONFERENCE ON DEPENDABLE, AUTONOMIC AND SECURE COMPUTING (DASC), 2013, : 528 - 535
  • [40] Scalable network-on-chip architecture for configurable neural networks
    Vainbrand, Dmitri
    Ginosar, Ran
    MICROPROCESSORS AND MICROSYSTEMS, 2011, 35 (02) : 152 - 166