Design and analysis of folded cascode OTAs using Gm/Id methodology based on flicker noise reduction

被引：28

作者：

Akbari, Meysam ^{[1
]}

Hashemipour, Omid ^{[2
]}

机构：

[1] Shahid Beheshti Univ, Microelect Lab, GC, Tehran, Iran

[2] Shahid Beheshti Univ, Dept Elect & Copmuter Engn, GC, Tehran, Iran

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2015年 / 83卷 / 03期

关键词：

Flicker noise; Strong inversion; Folded cascode; CMOS amplifier; Design methodology; TRANSCONDUCTANCE; AMPLIFIER; PERFORMANCE;

D O I：

10.1007/s10470-015-0535-x

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, a new methodology for design of folded cascode (FC) and recycling folded cascode (RFC) OTAs based on 1/f noise reduction is presented. With a new formulation for input referred flicker noise based on Gm/Id characteristic in all operation regions significantly enhance of the noise performance is achieved. Also, this technique leads to the larger DC gain and gain-bandwidth, and phase margin degeneration. The amplifiers were simulated in the 0.18 mu m CMOS technology and the simulation results confirm the theoretical analyses. Proposed design methodology exhibits 50 % reduction of input voltage noise @ 1 Hz for RFC compared to the FC amplifier, without increasing the power consumption and silicon area.

引用

页码：343 / 352

页数：10

共 50 条

[41] Multi-Stage Current-Steering Amplifier Design Based on Extended gm/ID Methodology
Atkinson, Jacob
Aghighi, Amin
Anderson, Stuart
Bailey, Anthony
Crane, Mitchell
Tajalli, Armin
2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, : 129 - 132
[42] A gm/ID-Based Design Strategy for IoT and Ultra-Low-Power OTAs with Fast-Settling and Large Capacitive Loads
Giustolisi, Gianluca
Palumbo, Gaetano
JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 2021, 11 (02)
[43] Noise Figure Analysis of 2.5 GHz Folded Cascode LNA using High-Q Layout Optimized Inductors
Tiwari, Shashank
Vanukuru, Venkata Narayana Rao
Mukherjee, Jayanta
2015 IEEE ASIAN PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIMEASIA), 2015, : 94 - 97
[44] A 5th Order Butterworth Gm-C Low Pass Filter Design Based on the Enhanced gm/ID Methodology
Zhang, Qiao
Kang, Long
Cheng, Yuhua
2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 1387 - 1389
[45] Design Procedure for Two-Stage CMOS Opamp using gm/ID design Methodology in 16 nm FinFET Technology
Hesham, Bakr
Hasaneen, El-Sayed
Hamed, Hesham F. A.
31ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS (IEEE ICM 2019), 2019, : 325 - 329
[46] Systematic design of CNTFET based OTA and Op amp using gm/ID technique
Mohd Yasir
Naushad Alam
Analog Integrated Circuits and Signal Processing, 2020, 102 : 293 - 307
[47] Systematic design of CNTFET based OTA and Op amp using gm/ID technique
Yasir, Mohd
Alam, Naushad
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 102 (02) : 293 - 307
[48] Design and Analysis of the Current Reuse Technique and Folded Cascode Power Constrained Simultaneous Noise and Input Matching LNAs with distributed and lumped parasitic
Noh, Norlaili Mohd
Hashim, Awatif
Tan, Kean Yeong
Tan, Yong Yeap
PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 292 - 295
[49] TFET-Based Circuit Design Using the Transconductance Generation Efficiency gm/Id Method
Barboni, Leonardo
Siniscalchi, Mariana
Sensale-Rodriguez, Berardi
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2015, 3 (03): : 214 - 222
[50] A Novel Design and Optimization Approach for Low Noise Amplifiers (LNA) Based on MOST Scattering Parameters and the gm/ID Ratio
Castagnola, Juan L.
Dualibe, Fortunato C.
Laprovitta, Agustin M.
Garcia-Vazquez, Hugo
ELECTRONICS, 2020, 9 (05)

← 1 2 3 4 5 →