Kaolin: a System-level AADL Tool for FPGA Design Reuse, Upgrade and Migration

被引:0
|
作者
Blouin, Dominique [1 ,2 ]
Ochoa-Ruiz, Gilberto [1 ]
Eustache, Yvan [1 ]
Diguet, Jean-Philippe [1 ]
机构
[1] Univ Bretagne Sud, Lab STICC, CNRS, UMR 6285,Ctr Rech, BP 92116, F-56321 Lorient, France
[2] Hasso Plattner Inst, Syst Anal & Modeling Grp, D-14482 Potsdam, Germany
关键词
MDD; MBE; EDA and CAD Tools; FPGA; AADL;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Nowadays, the development, maintenance and evolution of products based on FPGAs remains a difficult and time consuming task, especially in today's stringent and fast-paced markets. Designers need to master technology-specific implementation details, which often vary across FPGA models, tool versions and vendors, thus making it difficult to port code from one target device to another. To address these problems, we present the Kaolin model-based development process and tool. Kaolin users design their systems at the functional level, whilst the execution platform-specific details are automatically generated according to the selected FPGA platform model. Additionally, legacy HDL code can be imported thanks to state-of-the-art bi-directional model transformations, so that existing systems can be retargeted to other FPGA platforms. The advantages of Kaolin are demonstrated via an industrial acoustic recorder case study, which has been automatically imported into Kaolin and retargeted to a different FPGA platform with improved performances.
引用
收藏
页数:8
相关论文
共 50 条
  • [41] A system-level FPGA design methodology for video applications with weakly-programmable hardware components
    Henning Sahlbach
    Daniel Thiele
    Rolf Ernst
    Journal of Real-Time Image Processing, 2017, 13 : 291 - 309
  • [42] FPGA HARDWARE DESIGN, SIMULATION AND SYNTHESIS FOR A INDEPENDENT COMPONENT ANALYSIS ALGORITHM USING SYSTEM-LEVEL DESIGN SOFTWARE
    Oliveira da Silva, Alan Paulo
    Guimaraes Guerreiro, Ana Maria
    Doria Neto, Adriao Duarte
    IMCIC 2010: INTERNATIONAL MULTI-CONFERENCE ON COMPLEXITY, INFORMATICS AND CYBERNETICS, VOL II, 2010, : 202 - 207
  • [43] A System-Level Stochastic Circuit Generator for FPGA Architecture Evaluation
    Mark, Cindy
    Shui, Ava
    Wilton, Steve
    PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, 2008, : 25 - 32
  • [44] Analyzing System-Level Information's Correlation to FPGA Placement
    Gharibian, Farnaz
    Shannon, Lesley
    Jamieson, Peter
    Chung, Kevin
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2013, 6 (03)
  • [45] MeXT-SE: A System-Level Design Tool to Transparently Generate Secure MPSoC
    Pantho, Md Jubaer Hossain
    Bobda, Christophe
    28TH IEEE INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2020, : 216 - 216
  • [46] System-Level FPGA Device Driver with High-Level Synthesis Support
    Vipin, Eizhemat
    Shreejith, Shanker
    Gunasekera, Dulitha
    Fahmy, Suhaib A.
    Kapre, Nachiket
    PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2013, : 128 - 135
  • [47] A system-level reuse methodology for embedded data-dominated applications
    Vermuelen, F
    Catthoor, F
    Verkest, D
    De Man, H
    1998 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS-SIPS 98: DESIGN AND IMPLEMENTATION, 1998, : 551 - 560
  • [48] APPLICATION OF A CFD TOOL FOR SYSTEM-LEVEL THERMAL SIMULATION
    LEE, TYT
    MAHALINGAM, M
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART A, 1994, 17 (04): : 564 - 572
  • [49] Research of design for system-level testability and system partition
    Li, TG
    Huang, KL
    Lian, GY
    Wang, BL
    ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 1, 2005, : 242 - 245
  • [50] PETS: Power and Energy Estimation Tool at System-Level
    Rethinagiri, Santhosh-Kumar
    Palomar, Oscar
    Unsal, Osman
    Cristal, Adrian
    Ben-Atitallah, Rabie
    Niar, Smail
    PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 535 - +