Kaolin: a System-level AADL Tool for FPGA Design Reuse, Upgrade and Migration

被引:0
|
作者
Blouin, Dominique [1 ,2 ]
Ochoa-Ruiz, Gilberto [1 ]
Eustache, Yvan [1 ]
Diguet, Jean-Philippe [1 ]
机构
[1] Univ Bretagne Sud, Lab STICC, CNRS, UMR 6285,Ctr Rech, BP 92116, F-56321 Lorient, France
[2] Hasso Plattner Inst, Syst Anal & Modeling Grp, D-14482 Potsdam, Germany
关键词
MDD; MBE; EDA and CAD Tools; FPGA; AADL;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Nowadays, the development, maintenance and evolution of products based on FPGAs remains a difficult and time consuming task, especially in today's stringent and fast-paced markets. Designers need to master technology-specific implementation details, which often vary across FPGA models, tool versions and vendors, thus making it difficult to port code from one target device to another. To address these problems, we present the Kaolin model-based development process and tool. Kaolin users design their systems at the functional level, whilst the execution platform-specific details are automatically generated according to the selected FPGA platform model. Additionally, legacy HDL code can be imported thanks to state-of-the-art bi-directional model transformations, so that existing systems can be retargeted to other FPGA platforms. The advantages of Kaolin are demonstrated via an industrial acoustic recorder case study, which has been automatically imported into Kaolin and retargeted to a different FPGA platform with improved performances.
引用
收藏
页数:8
相关论文
共 50 条
  • [21] DESSERT: DESign Space ExploRation Tool based on Power and Energy at System-Level
    Rethinagiri, Santhosh Kumar
    Palomar, Oscar
    Cristal, Adrian
    Unsal, Osman
    Swift, Michael M.
    2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 48 - 53
  • [22] Design complexity requires system-level design
    Moretti, G
    EDN, 2005, 50 (05) : 26 - +
  • [23] Boundary Scan as a System-Level Diagnostic Tool
    Ungar, Louis Y.
    IEEE INSTRUMENTATION & MEASUREMENT MAGAZINE, 2013, 16 (04) : 8 - 15
  • [24] Boundary Scan as a System-Level Diagnostic Tool
    Ungar, Louis Y.
    2012 IEEE AUTOTESTCON PROCEEDINGS, 2012, : 34 - 38
  • [25] System-level microwave design projects
    Jensen, MA
    Selfridge, RH
    Warnick, KF
    IEEE ANTENNAS AND PROPAGATION MAGAZINE, 2001, 43 (05) : 138 - 142
  • [26] System-level design: A missing link?
    Sobek, DK
    INTERNATIONAL JOURNAL OF ENGINEERING EDUCATION, 2006, 22 (03) : 533 - 539
  • [27] PCB leapfrogs into system-level design
    Glover, R
    ELECTRONIC DESIGN, 1996, 44 (07) : 83 - 84
  • [28] Simulation libraries for system-level design
    Advanced Research Projects Agency
    Computer, 2 (76-77):
  • [29] System-level design made easy
    不详
    IEE REVIEW, 1998, 44 (04): : 146 - 146
  • [30] The SystemJ approach to system-level design
    Gruian, Flavius
    Roop, Partha
    Salcic, Zoran
    Radojevic, Ivan
    FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, 2006, : 149 - +