Kaolin: a System-level AADL Tool for FPGA Design Reuse, Upgrade and Migration

被引:0
|
作者
Blouin, Dominique [1 ,2 ]
Ochoa-Ruiz, Gilberto [1 ]
Eustache, Yvan [1 ]
Diguet, Jean-Philippe [1 ]
机构
[1] Univ Bretagne Sud, Lab STICC, CNRS, UMR 6285,Ctr Rech, BP 92116, F-56321 Lorient, France
[2] Hasso Plattner Inst, Syst Anal & Modeling Grp, D-14482 Potsdam, Germany
关键词
MDD; MBE; EDA and CAD Tools; FPGA; AADL;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Nowadays, the development, maintenance and evolution of products based on FPGAs remains a difficult and time consuming task, especially in today's stringent and fast-paced markets. Designers need to master technology-specific implementation details, which often vary across FPGA models, tool versions and vendors, thus making it difficult to port code from one target device to another. To address these problems, we present the Kaolin model-based development process and tool. Kaolin users design their systems at the functional level, whilst the execution platform-specific details are automatically generated according to the selected FPGA platform model. Additionally, legacy HDL code can be imported thanks to state-of-the-art bi-directional model transformations, so that existing systems can be retargeted to other FPGA platforms. The advantages of Kaolin are demonstrated via an industrial acoustic recorder case study, which has been automatically imported into Kaolin and retargeted to a different FPGA platform with improved performances.
引用
收藏
页数:8
相关论文
共 50 条
  • [31] Complexity management in system-level design
    Kalavade, A
    Lee, EA
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1996, 14 (02): : 157 - 169
  • [32] SIMULATION LIBRARIES FOR SYSTEM-LEVEL DESIGN
    RICHARDS, MA
    COMPUTER, 1995, 28 (02) : 76 - 77
  • [33] PCB leapfrogs into system-level design
    Glover, Rita
    1996, Penton Publ Inc, Cleveland, OH, United States (44)
  • [34] Timing issues in system-level design
    Dasdan, A
    Gupta, RK
    IEEE COMPUTER SOCIETY WORKSHOP ON VLSI '98 - SYSTEM LEVEL DESIGN, PROCEEDINGS, 1998, : 124 - 129
  • [35] Communication Modeling for System-Level Design
    Kahng, Andrew B.
    Samadi, Kambiz
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 138 - 143
  • [36] System-level design language arrives
    Goering, Richard
    Electronic Engineering Times, 2006, (1422)
  • [37] An Architectural Model for System-Level Design
    Calvez, J.P.
    Peckol, J.K.
    INCOSE International Symposium, 1997, 7 (01): : 332 - 339
  • [38] Complexity management in system-level design
    Univ of California at Berkeley, Berkeley, United States
    J VLSI Signal Process, 2 (157-169):
  • [39] DESIGN AT THE SYSTEM-LEVEL WITH VLSI CMOS
    SECHLER, RF
    GROHOSKI, GF
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1995, 39 (1-2) : 5 - 22
  • [40] A system-level FPGA design methodology for video applications with weakly-programmable hardware components
    Sahlbach, Henning
    Thiele, Daniel
    Ernst, Rolf
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2017, 13 (02) : 291 - 309