共 50 条
- [1] Early Timing Estimation for System-Level Design Using FPGAs FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2012, : 271 - 271
- [4] Aspects on system-level design PROCEEDINGS OF THE SEVENTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES'99), 1999, : 209 - 210
- [6] Challenges in system-level design FORMAL METHODS IN COMPUTER-AIDED DESIGN, PROCEEDINGS, 2004, 3312 : 1 - 5
- [9] A general approach to modelling system-level timing constraints SYSTEM ON CHIP DESIGN LANGUAGES: EXTENDED PAPERS: BEST OF FDL'01 AND HDLCON'01, 2002, : 275 - 283
- [10] Transformation of SDL specifications for system-level timing analysis CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, 2002, : 121 - 126