Timing issues in system-level design

被引:2
|
作者
Dasdan, A [1 ]
Gupta, RK [1 ]
机构
[1] Univ Illinois, Dept Comp Sci, Urbana, IL 61801 USA
关键词
D O I
10.1109/IWV.1998.667136
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We present our view of the high-level timing issues in the design and validation of embedded real-time systems. We first define the derivation problem: the problem of deriving internal timing constraints from external timing constraints in an embedded real-time system. We then give a comprehensive classification of timing constraints, discuss the stare of the art on high-level system modeling and on the timing constraint derivation techniques. We finally give some pointers for future research.
引用
收藏
页码:124 / 129
页数:6
相关论文
共 50 条
  • [31] RISC VLSI DESIGN FOR SYSTEM-LEVEL PERFORMANCE
    ROWEN, C
    CRUDELE, L
    FREITAS, D
    HANSEN, C
    HUDSON, E
    KINSEL, J
    MOUSSOURIS, J
    PRZYBYLSKI, S
    RIORDAN, T
    VLSI SYSTEMS DESIGN, 1986, 7 (03): : 81 - &
  • [32] Design optimization with system-level reliability constraints
    McDonald, M.
    Mahadevan, S.
    JOURNAL OF MECHANICAL DESIGN, 2008, 130 (02)
  • [33] System-Level Design Optimization of a Hybrid Tug
    Hofman, T.
    Naaborg, M.
    Sciberras, E.
    2017 IEEE VEHICLE POWER AND PROPULSION CONFERENCE (VPPC), 2017,
  • [34] Coping With Variations Through System-level Design
    Banerjee, Nilanjan
    Chandra, Saumya
    Ghosh, Swaroop
    Dey, Sujit
    Raghunathan, Anand
    Roy, Kaushik
    22ND INTERNATIONAL CONFERENCE ON VLSI DESIGN HELD JOINTLY WITH 8TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2009, : 581 - +
  • [35] IP INTEGRATION: IS IT THE REAL SYSTEM-LEVEL DESIGN?
    Wilson, Ron
    EDN, 2010, 55 (15) : 34 - 40
  • [36] ARCHITECTURAL MODELS ARE KEY TO SYSTEM-LEVEL DESIGN
    JAIN, PP
    ELECTRONIC DESIGN, 1991, 39 (06) : 57 - &
  • [37] Design languages vie for system-level dominance
    Maliniak, D
    ELECTRONIC DESIGN, 2001, 49 (20) : 53 - +
  • [38] Design for verification in system-level models and RTL
    Mathur, Anmol
    Krishnaswamy, Venkat
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 193 - 198
  • [39] A system-level perspective for efficient NoC design
    Kumar, Amit
    Agarwal, Niket
    Peh, Li-Shiuan
    Jha, Niraj K.
    2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 2590 - 2594
  • [40] Models and Tradeoffs in WSN System-Level Design
    Campanoni, Simone
    Fornaciari, William
    11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 676 - 684