Timing issues in system-level design

被引:2
|
作者
Dasdan, A [1 ]
Gupta, RK [1 ]
机构
[1] Univ Illinois, Dept Comp Sci, Urbana, IL 61801 USA
关键词
D O I
10.1109/IWV.1998.667136
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We present our view of the high-level timing issues in the design and validation of embedded real-time systems. We first define the derivation problem: the problem of deriving internal timing constraints from external timing constraints in an embedded real-time system. We then give a comprehensive classification of timing constraints, discuss the stare of the art on high-level system modeling and on the timing constraint derivation techniques. We finally give some pointers for future research.
引用
收藏
页码:124 / 129
页数:6
相关论文
共 50 条
  • [21] System-level design language arrives
    Goering, Richard
    Electronic Engineering Times, 2006, (1422)
  • [22] An Architectural Model for System-Level Design
    Calvez, J.P.
    Peckol, J.K.
    INCOSE International Symposium, 1997, 7 (01): : 332 - 339
  • [23] Complexity management in system-level design
    Univ of California at Berkeley, Berkeley, United States
    J VLSI Signal Process, 2 (157-169):
  • [24] DESIGN AT THE SYSTEM-LEVEL WITH VLSI CMOS
    SECHLER, RF
    GROHOSKI, GF
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1995, 39 (1-2) : 5 - 22
  • [25] Experiment on a system-level design tool
    Ruder, Joshua Austin
    Sobek, Durward Kenneth, II
    JOURNAL OF ENGINEERING DESIGN, 2007, 18 (04) : 327 - 342
  • [26] INTEGRATED MMU, CACHE RAISE SYSTEM-LEVEL ISSUES
    IACOBOVICI, S
    BARON, M
    COMPUTER DESIGN, 1987, 26 (10): : 75 - 79
  • [27] Global critical path: A tool for system-level timing analysis
    Venkataramani, Girish
    Budiu, Mihai
    Chelcea, Tiberiu
    Goldstein, Seth C.
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 783 - +
  • [28] Research of design for system-level testability and system partition
    Li, TG
    Huang, KL
    Lian, GY
    Wang, BL
    ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 1, 2005, : 242 - 245
  • [29] System-level design for partially reconfigurable hardware
    Qu, Yang
    Tiensyrja, Kari
    Soininen, Juha-Pekka
    Nurmi, Jari
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2738 - +
  • [30] System-level design for nano-electronics
    Atienza, David
    Bobba, Shashi Kanth
    Poli, Massimo
    De Micheli, Giovanni
    Benini, Luca
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 747 - +