Reliability Enhanced Heterogeneous Phase Change Memory Architecture for Performance and Energy Efficiency

被引:10
|
作者
Kwon, Taehyun [1 ]
Imran, Muhammad [2 ]
Yang, Joon-Sung [3 ]
机构
[1] Dept Semicond & Display Engn, Seoul, South Korea
[2] Sungkyunkwan Univ, Dept Elect & Comp Engn, Suwon 16419, South Korea
[3] Yonsei Univ, Dept Semicond Syst Engn, Seoul 03722, South Korea
基金
新加坡国家研究基金会;
关键词
Next-generation memories; emerging memories; error correction code (ECC); multi-level cell (MLC); phase change memory (PCM); resistance drift; RANDOM-ACCESS MEMORY; SYSTEM; POWER;
D O I
10.1109/TC.2020.3009498
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Next-generation memories have been actively researched to replace the existing memories like DRAM and flash in deep sub-micron process technology. Unlike the conventional charge-based memories, next-generation memories utilize the resistive properties of different materials to store and read a data. Among the next-generation memories, Phase Change Memory (PCM) is seen as a good choice for future memory systems, given its good read performance, process compatibility and scaling potential. To enhance the storage density, multi-level cell (MLC) operation is seemed promising which can store more than one bit in each PCM cell. However, MLC operation significantly degrades the reliability of PCM, thus requiring a strong Error Correction Code (ECC) to guarantee correct memory operation. The use of heavyweight ECC comes at cost of significant degradations in storage density, performance and energy efficiency. In this article, we propose a heterogeneous PCM architecture which uses both multi-level cell and single-level cell (SLC) together for a single word line. With highly-reliable SLC cells, the overall array reliability is enhanced. To improve the reliability further, a dynamic self-encoding/decoding scheme is performed before the data is written to the PCM cells. The dynamic scheme automatically determines the locations of MLC and SLC cells and sets the corresponding resistance levels to be programmed. Since the proposed encoding/decoding scheme does not require any additional stages or storages for encoding and decoding, the overhead is negligible. The improved reliability allows to use lighter ECC scheme which in turn helps to improve performance and energy efficiency of the MLC PCM. The experimental results show that the reliability is improved by approximately 10(6) times compared dto the conventional 4LC and more than 10(3) times compared to the existing encoding methods. The performance improvement is 21.5 percent over the conventional 4LC and is more than 4.1 percent higher than the prior encoding techniques. The proposed method is 30.3 percent more energy efficient than the conventional 4LC and this is similar or higher than other energy efficiency improvement methods.
引用
收藏
页码:1388 / 1400
页数:13
相关论文
共 50 条
  • [31] Energy Efficiency in the Phantom Cell enhanced Local Area architecture
    Mukherjee, Sayandev
    Ishii, Hiroyuki
    2013 IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE (WCNC), 2013, : 1267 - 1272
  • [32] Enhanced write performance of a 64-Mb phase-change random access memory
    Oh, HR
    Cho, BH
    Cho, WY
    Kang, S
    Choi, BG
    Kim, HJ
    Kim, KS
    Kim, DE
    Kwak, CK
    Byun, HG
    Jeong, GT
    Jeong, HS
    Kim, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (01) : 122 - 126
  • [33] NUMERICAL STUDY OF HEAT STORAGE PERFORMANCE IN PHASE CHANGE ENERGY STORAGE ENHANCED BY FINS
    Yu J.
    Liu Y.
    Zhang F.
    Zhang S.
    Taiyangneng Xuebao/Acta Energiae Solaris Sinica, 2023, 44 (06): : 78 - 83
  • [34] PROGRAMMING STRATEGIES TO IMPROVE ENERGY EFFICIENCY AND RELIABILITY OF RERAM MEMORY SYSTEMS
    Mao, Manqing
    Cao, Yu
    Yu, Shimeng
    Chakrabarti, Chaitali
    2015 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS 2015), 2015,
  • [35] Performance and Energy Efficiency Tradeoffs of Storage Class Memory
    Park, Heekwon
    Baek, Seungjae
    Choi, Jongmoo
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2010, E93D (11): : 3112 - 3115
  • [36] Reliability-aware task scheduling for energy efficiency on heterogeneous multiprocessor systems
    Zexi Deng
    Dunqian Cao
    Hong Shen
    Zihan Yan
    Huimin Huang
    The Journal of Supercomputing, 2021, 77 : 11643 - 11681
  • [37] Reliability-aware task scheduling for energy efficiency on heterogeneous multiprocessor systems
    Deng, Zexi
    Cao, Dunqian
    Shen, Hong
    Yan, Zihan
    Huang, Huimin
    JOURNAL OF SUPERCOMPUTING, 2021, 77 (10): : 11643 - 11681
  • [38] Performance and energy efficiency in material science simulation on heterogeneous architectures
    Pascolo, Eric
    Affinito, Fabio
    Cavazzoni, Carlo
    2014 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), 2014, : 927 - 932
  • [39] Performance and Energy Efficiency Evaluation for HPC Applications in Heterogeneous Architectures
    Kloh, Vinicius
    Yokoyama, Daniel
    Yokoyama, Andre
    Silva, Gabrieli
    Ferro, Mariza
    Schulze, Bruno
    2018 SYMPOSIUM ON HIGH PERFORMANCE COMPUTING SYSTEMS (WSCAD 2018), 2018, : 162 - 169
  • [40] Application of Phase Change Materials for Building Energy Efficiency
    Yan, Quanying
    Jin, Lili
    ADVANCED BUILDING MATERIALS AND SUSTAINABLE ARCHITECTURE, PTS 1-4, 2012, 174-177 : 912 - 915