Reliability Enhanced Heterogeneous Phase Change Memory Architecture for Performance and Energy Efficiency

被引:10
|
作者
Kwon, Taehyun [1 ]
Imran, Muhammad [2 ]
Yang, Joon-Sung [3 ]
机构
[1] Dept Semicond & Display Engn, Seoul, South Korea
[2] Sungkyunkwan Univ, Dept Elect & Comp Engn, Suwon 16419, South Korea
[3] Yonsei Univ, Dept Semicond Syst Engn, Seoul 03722, South Korea
基金
新加坡国家研究基金会;
关键词
Next-generation memories; emerging memories; error correction code (ECC); multi-level cell (MLC); phase change memory (PCM); resistance drift; RANDOM-ACCESS MEMORY; SYSTEM; POWER;
D O I
10.1109/TC.2020.3009498
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Next-generation memories have been actively researched to replace the existing memories like DRAM and flash in deep sub-micron process technology. Unlike the conventional charge-based memories, next-generation memories utilize the resistive properties of different materials to store and read a data. Among the next-generation memories, Phase Change Memory (PCM) is seen as a good choice for future memory systems, given its good read performance, process compatibility and scaling potential. To enhance the storage density, multi-level cell (MLC) operation is seemed promising which can store more than one bit in each PCM cell. However, MLC operation significantly degrades the reliability of PCM, thus requiring a strong Error Correction Code (ECC) to guarantee correct memory operation. The use of heavyweight ECC comes at cost of significant degradations in storage density, performance and energy efficiency. In this article, we propose a heterogeneous PCM architecture which uses both multi-level cell and single-level cell (SLC) together for a single word line. With highly-reliable SLC cells, the overall array reliability is enhanced. To improve the reliability further, a dynamic self-encoding/decoding scheme is performed before the data is written to the PCM cells. The dynamic scheme automatically determines the locations of MLC and SLC cells and sets the corresponding resistance levels to be programmed. Since the proposed encoding/decoding scheme does not require any additional stages or storages for encoding and decoding, the overhead is negligible. The improved reliability allows to use lighter ECC scheme which in turn helps to improve performance and energy efficiency of the MLC PCM. The experimental results show that the reliability is improved by approximately 10(6) times compared dto the conventional 4LC and more than 10(3) times compared to the existing encoding methods. The performance improvement is 21.5 percent over the conventional 4LC and is more than 4.1 percent higher than the prior encoding techniques. The proposed method is 30.3 percent more energy efficient than the conventional 4LC and this is similar or higher than other energy efficiency improvement methods.
引用
收藏
页码:1388 / 1400
页数:13
相关论文
共 50 条
  • [21] Energy and Performance Driven Circuit Design for Emerging Phase-Change Memory
    Niu, Dimin
    Chen, Yibo
    Dong, Xiangyu
    Xie, Yuan
    2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 190 - 195
  • [22] Introducing Spontaneously Phase-Separated Heterogeneous Interfaces Enables Low Power Consumption and High Reliability for Phase Change Memory
    Zeng, Yuntao
    Li, Han
    Zhu, Yunlai
    Cheng, Xiaomin
    Xu, Ming
    Tong, Hao
    Miao, Xiangshui
    ADVANCED ELECTRONIC MATERIALS, 2022, 8 (10)
  • [23] Application-specific Memory Performance of a Heterogeneous Reconfigurable Architecture
    Whitty, Sean
    Sahlbach, Henning
    Hurlburt, Brady
    Ernst, Rolf
    Putzke-Roeming, Wolfram
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 387 - 392
  • [24] DTC: A Drift-Tolerant Coding to Improve the Performance and Energy Efficiency of -Level-Cell Phase-Change Memory
    Chen, Yi-Shen
    Chang, Yuan-Hao
    Kuo, Tei-Wei
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (10) : 3185 - 3195
  • [25] High performance of multilevel-cell phase change memory device with good endurance reliability
    Liu, Yuan-Guang
    Chen, Yi-Feng
    Cai, Dao-Lin
    Lu, Yao-Yao
    Wu, Lei
    Yan, Shuai
    Li, Yang
    Lu, Jun-Jie
    Yu, Li
    Song, Zhi-Tang
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2019, 34 (10)
  • [26] Enhanced thermal efficiency in phase-change memory cell by double GST thermally confined structure
    Chao, Der-Sheng
    Chen, Yi-Chan
    Chen, Fred
    Chen, Ming-Jung
    Yen, Philip H.
    Lee, Chain-Ming
    Chen, Wei-Su
    Lien, Chenhsin
    Kao, Ming-Jer
    Tsai, Ming-Jinn
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (10) : 871 - 873
  • [27] Exploring High-Performance and Energy Proportional Interface for Phase Change Memory Systems
    Li, Zhongqi
    Zhou, Ruijin
    Li, Tao
    19TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA2013), 2013, : 210 - 221
  • [28] A Framework for Reliability Assessment in Multilevel Phase-Change Memory
    Pozidis, H.
    Papandreou, N.
    Sebastian, A.
    Mittelholzer, T.
    BrightSky, M.
    Lam, C.
    Eleftheriou, E.
    2012 4TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), 2012,
  • [29] Phase Change Memory Reliability: A Signal Processing and Coding Perspective
    Pozidis, Haralampos
    Mittelholzer, Thomas
    Papandreou, Nikolaos
    Parnell, Thomas
    Stanisavljevic, Milos
    IEEE TRANSACTIONS ON MAGNETICS, 2015, 51 (04)
  • [30] GRAID: A Green RAID Storage Architecture with Improved Energy Efficiency and Reliability
    Mao, Bo
    Feng, Dan
    Jiang, Hong
    Wu, Suzhen
    Chen, Jianxi
    Zeng, Lingfang
    2008 IEEE INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS & SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS (MASCOTS), 2008, : 219 - +