Enhanced write performance of a 64-Mb phase-change random access memory

被引:44
|
作者
Oh, HR [1 ]
Cho, BH
Cho, WY
Kang, S
Choi, BG
Kim, HJ
Kim, KS
Kim, DE
Kwak, CK
Byun, HG
Jeong, GT
Jeong, HS
Kim, K
机构
[1] Samsung Elect Co Ltd, Memory Div, SRAM Team, Hwasung 445701, South Korea
[2] Samsung Elect Co Ltd, Technol Dev Team, Yongin 449711, South Korea
关键词
distribution; phase change; PRAM; RESET; set;
D O I
10.1109/JSSC.2005.859016
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The write performance of the 1.8-V 64-Mb phase-change random access memory (PRAM) has been improved, which was developed based on 0.12-mu m CMOS technology. For the improvement of RESET and SET distributions, a cell current regulator scheme and multiple step-down pulse generator were employed, respectively. The read access time and SET write time are 68 ns and 180 ns, respectively.
引用
收藏
页码:122 / 126
页数:5
相关论文
共 50 条
  • [1] A 0.18-μm 3.0-V 64-Mb nonvolatile phase-transition random access memory (PRAM)
    Cho, WY
    Cho, BH
    Choi, BG
    Oh, HR
    Kang, SB
    Kim, KS
    Kim, KH
    Kim, DE
    Kwak, CK
    Byun, HG
    Hwang, Y
    Ahn, SJ
    Koh, GH
    Jeong, G
    Jeong, H
    Kim, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (01) : 293 - 300
  • [2] Phase-change random access memory: A scalable technology
    Raoux, S.
    Burr, G. W.
    Breitwisch, M. J.
    Rettner, C. T.
    Chen, Y. -C.
    Shelby, R. M.
    Salinga, M.
    Krebs, D.
    Chen, S. -H.
    Lung, H. -L.
    Lam, C. H.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2008, 52 (4-5) : 465 - 479
  • [3] Characteristics of InSbTe Phase-change Random Access Memory
    Kim, Yong Tae
    Kim, Eun Tae
    Lee, Jeong Yong
    PROCEEDINGS OF THE 13TH WSEAS INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN CIRCUITS, 2009, : 203 - +
  • [4] Phase-change random access memory: A scalable technology
    Raoux, Simone
    Burr, Geoffrey W.
    Breitwisch, Matthew J.
    Rettner, Charles T.
    Chen, Yi-Chou
    Shelby, Robert M.
    Salinga, Martin
    Krebs, Daniel
    Chen, Shih-Hung
    Lung, Hsiang-Lan
    Lam, Chung H.
    IBM Journal of Research and Development, 2008, 52 (4-5): : 465 - 479
  • [5] A low power phase-change random access memory using a data-comparison write scheme
    Yang, Byung-Do
    Lee, Jae-Eun
    Kim, Jang-Su
    Cho, Junghyun
    Lee, Seung-Yun
    Yu, Byoung-Gon
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3014 - +
  • [6] 64-MB BUBBLE MEMORY CHIP ARCHITECTURE
    TOYOOKA, T
    SATO, T
    TAKESHITA, M
    KODAMA, N
    SUZUKI, R
    IEEE TRANSACTIONS ON MAGNETICS, 1987, 23 (05) : 2572 - 2574
  • [7] Ge2Sb2Te5 confined structures and integration of 64Mb phase-change random access memory
    Yeung, F
    Ahn, SJ
    Hwang, YN
    Jeong, CW
    Song, YJ
    Lee, SY
    Lee, SH
    Ryoo, KC
    Park, JH
    Shin, JM
    Jeong, WC
    Kim, YT
    Koh, GH
    Jeong, GT
    Jeong, HS
    Kim, K
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4B): : 2691 - 2695
  • [8] A Phase-Change Random Access Memory Model for Circuit Simulation
    Kwong, K. C.
    Mok, Philip K. T.
    Chan, Mansun
    NANOTECHNOLOGY 2011: ELECTRONICS, DEVICES, FABRICATION, MEMS, FLUIDICS AND COMPUTATIONAL, NSTI-NANOTECH 2011, VOL 2, 2011, : 756 - 761
  • [9] Temperature dependence of phase-change random access memory cell
    Miao, X. S.
    Shi, L. P.
    Lee, H. K.
    Li, J. M.
    Zhao, R.
    Tan, P. K.
    Lim, K. G.
    Yang, H. X.
    Chong, T. C.
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (5A): : 3955 - 3958
  • [10] Temperature dependence of phase-change random access memory cell
    Miao, X.S.
    Shi, L.P.
    Lee, H.K.
    Li, J.M.
    Zhao, R.
    Tan, P.K.
    Lim, K.G.
    Yang, H.X.
    Chong, T.C.
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2006, 45 (5 A): : 3955 - 3958