On the parasitic gate capacitance of small-geometry MOSFETs

被引：4

作者：

Kumar, MJ ^{[1
]}

Venkataraman, V ^{[1
]}

Gupta, SK ^{[1
]}

机构：

[1] Indian Inst Technol, Dept Elect Engn, New Delhi 110016, India

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 2005年 / 52卷 / 07期

关键词：

analytical model; device scaling; MOSFETs; parasitic capacitance;

D O I：

10.1109/TED.2005.850630

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In most cases, accurate and simple models are required to predict the detrimental effect of the parasitic capacitances in aggressively scaled-down MOSFETs. Correct models for Ctop and Cbottom should be employed since each of these capacitances, if considered independently, will have a different effect on the device performance.

引用

页码：1676 / 1677

页数：2

共 50 条

[41] Test structures and measurement of gate sidewall junction capacitance in MOSFETs
Hasegawa, Nobumasa
Yamaura, Shinji
Mori, Toshihiko
Yamaguchi, Seiichiro
ICMTS 2006: PROCEEDINGS OF THE 2006 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, 2006, : 31 - +
[42] Effects of wave function penetration on gate capacitance modeling of nanoscale double gate MOSFETs
Khan, Asif Islam
Ashraf, Md. Khalid
Khosru, Quazi D. M.
EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 137 - 140
[43] Capacitance modeling of gate material engineered cylindrical/surrounded gate MOSFETs for sensor applications
Verma, Jay Hind Kumar
Pratap, Yogesh
Haldar, Subhasis
Gupta, R. S.
Gupta, Mridula
SUPERLATTICES AND MICROSTRUCTURES, 2015, 88 : 271 - 280
[44] A CLOSED-FORM THRESHOLD VOLTAGE EXPRESSION FOR A SMALL-GEOMETRY MOSFET
AKERS, LA
CHAO, CS
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (04) : 776 - 778
[45] RELIABILITY CONCERNS FOR SMALL GEOMETRY MOSFETS
WILLIAMS, RA
BEGUWALA, MM
SOLID STATE TECHNOLOGY, 1981, 24 (03) : 65 - 71
[46] DRAIN-VOLTAGE EFFECTS ON THE THRESHOLD VOLTAGE OF A SMALL-GEOMETRY MOSFET
CHAO, CS
AKERS, LA
PATTANAYAK, DN
SOLID-STATE ELECTRONICS, 1983, 26 (09) : 851 - 860
[47] An Improved C∞-Continuous Small-Geometry MOSFET Modeling for Analog Applications
Benjamín Iñíguez
Eugenio García Moreno
Analog Integrated Circuits and Signal Processing, 1997, 13 : 241 - 259
[48] Capacitance modeling of short-channel double-gate MOSFETs
Borli, Hakon
Kolberg, Sigbjorn
Fjeldly, Tor A.
SOLID-STATE ELECTRONICS, 2008, 52 (10) : 1486 - 1490
[49] New explicit charge and capacitance models for undoped surrounding gate MOSFETs
Moldovan, Oana
Iniguez, Benjamin
Jimenez, David
Roig, Jaume
2007 SPANISH CONFERENCE ON ELECTRON DEVICES, PROCEEDINGS, 2007, : 123 - +
[50] Gate Capacitance Characterization of Silicon Carbide and Silicon Power MOSFETs Revisited
Stark, Roger
Tsibizov, Alexander
Kovacevic-Badstuebner, Ivana
Ziemann, Thomas
Grossner, Ulrike
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2022, 37 (09) : 10572 - 10584

← 1 2 3 4 5 →