On the parasitic gate capacitance of small-geometry MOSFETs

被引：4

作者：

Kumar, MJ ^{[1
]}

Venkataraman, V ^{[1
]}

Gupta, SK ^{[1
]}

机构：

[1] Indian Inst Technol, Dept Elect Engn, New Delhi 110016, India

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 2005年 / 52卷 / 07期

关键词：

analytical model; device scaling; MOSFETs; parasitic capacitance;

D O I：

10.1109/TED.2005.850630

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In most cases, accurate and simple models are required to predict the detrimental effect of the parasitic capacitances in aggressively scaled-down MOSFETs. Correct models for Ctop and Cbottom should be employed since each of these capacitances, if considered independently, will have a different effect on the device performance.

引用

页码：1676 / 1677

页数：2

共 50 条

[21] Effects of Uniaxial Strain on the Gate Capacitance of Double Gate MOSFETs
Bin Shams, Md. Itrat
Alam, Md. Kawsar
Khosru, Quazi D. M.
EDSSC: 2008 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2008, : 301 - 304
[22] Predictive 3-D Modeling of Parasitic Gate Capacitance in Gate-all-Around Cylindrical Silicon Nanowire MOSFETs
Zou, Jibin
Xu, Qiumin
Luo, Jieying
Wang, Runsheng
Huang, Ru
Wang, Yangyuan
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (10) : 3379 - 3387
[23] Modeling for reduced gate capacitance of nanoscale MOSFETs
Dai Yue-Hua
Chen Jun-Ning
Ke Dao-Ming
Xu Chao
Sun Jia-E
SOLID-STATE ELECTRONICS, 2006, 50 (7-8) : 1472 - 1474
[24] SATURATION CURRENTS IN SMALL-GEOMETRY BIPOLAR-TRANSISTORS
STEVENS, EH
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (01) : 80 - 82
[25] Parasitic effects in multi-gate MOSFETs
Kobayashi, Yusuke
Manoj, C. Raghunathan
Tsutsui, Kazuo
Hariharan, Venkanarayan
Kakushima, Kuniyuki
Rao, V. Ramgopal
Ahmet, Parhat
Iwai, Hiroshi
IEICE TRANSACTIONS ON ELECTRONICS, 2007, E90C (10) : 2051 - 2056
[26] Parasitic Gate Capacitance Model for Triple-Gate FinFETs
Salas Rodriguez, Silvestre
Tinoco, Julio C.
Martinez-Lopez, Andrea G.
Alvarado, Joaquin
Raskin, Jean-Pierre
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (11) : 3710 - 3717
[27] AN ACCURATE AND ANALYTIC THRESHOLD-VOLTAGE MODEL FOR SMALL-GEOMETRY MOSFETS WITH SINGLE-CHANNEL ION-IMPLANTATION IN VLSI
WU, CY
HUANG, GS
CHEN, HH
TSENG, FC
SHIH, CT
SOLID-STATE ELECTRONICS, 1985, 28 (12) : 1263 - 1269
[28] Analytical Model of Gate to Channel Capacitance for Nanoscale MOSFETs
Chatterjee, Arun Kumar
Prasad, B.
IETE JOURNAL OF RESEARCH, 2020, 66 (05) : 608 - 616
[29] Gate Voltage-Dependence of Junction Capacitance in MOSFETs
Kuk, Jinwook
Lee, Seonghearn
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (10) : 5315 - 5318
[30] Quantum Effects on the Gate Capacitance of Trigate SOI MOSFETs
Granzner, Ralf
Thiele, Stefan
Schippel, Christian
Schwierz, Frank
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (12) : 3231 - 3238

← 1 2 3 4 5 →