Analytical Model of Gate to Channel Capacitance for Nanoscale MOSFETs

被引:4
|
作者
Chatterjee, Arun Kumar [1 ]
Prasad, B. [2 ]
机构
[1] Thapar Inst Engn & Technol, Elect & Commun Engn Dept, Patiala, Punjab, India
[2] Kurukshetra Univ, Dept Elect Sci, Kurukshetra, Haryana, India
关键词
Charge density; Potential well; Gate to channel capacitance; Wavefunction; Drain-induced barrier lowering; TUNNELING CURRENT; SILICON MOSFETS; INVERSION; DEGRADATION;
D O I
10.1080/03772063.2018.1510746
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present an analytical model for gate to channel capacitance,CGC, in nanoscale metal oxide semiconductor field effect transistors. The model incorporates quantum mechanical effects, drain-induced barrier lowering and short channel effects. While the charge density in the channel is evaluated using two-dimensional density of states, the average separation charges from the interface are determined from the solution of Schrodinger's wave equation. We evaluate the average separation of charge carriers from the silicon-silicon dioxide interface, which facilitates the evaluation ofCGC. The calculated wavefunction gives a non-zero value at the Si-SiO(2)interface, which has a significant effect onCGCvis-a-vis the obtained value when the zero wavefunction is used. The evaluatedC(GC)is seen to be in reasonable agreement with the self-consistent results of Harelandet al. and van Dort's model.
引用
收藏
页码:608 / 616
页数:9
相关论文
共 50 条
  • [1] Modeling for reduced gate capacitance of nanoscale MOSFETs
    Dai Yue-Hua
    Chen Jun-Ning
    Ke Dao-Ming
    Xu Chao
    Sun Jia-E
    SOLID-STATE ELECTRONICS, 2006, 50 (7-8) : 1472 - 1474
  • [2] Analytical Model for the Inversion Gate Capacitance of DG and UTBB MOSFETs at the Quantum Capacitance Limit
    Hiblot, Gaspard
    Rafhay, Quentin
    Boeuf, Frederic
    Ghibaudo, Gerard
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (05) : 1375 - 1382
  • [3] A Generalized Analytical Approach to Model the Gate Tunneling Current in Nanoscale Double Gate MOSFETs
    Kushwaha, Madhu
    Chatterjee, Arun Kumar
    Prasad, B.
    Chatterjee, A. K.
    Agarwal, Alpana
    SILICON, 2022, 14 (18) : 12513 - 12524
  • [4] A Generalized Analytical Approach to Model the Gate Tunneling Current in Nanoscale Double Gate MOSFETs
    Madhu Kushwaha
    Arun Kumar Chatterjee
    B. Prasad
    A. K. Chatterjee
    Alpana Agarwal
    Silicon, 2022, 14 : 12513 - 12524
  • [5] On the gate capacitance limits of nanoscale DG and FD SOI MOSFETs
    Ge, LX
    Gámiz, F
    Workman, GO
    Veeraraghavan, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (04) : 753 - 758
  • [6] Gate leakage current partitioning in nanoscale double gate MOSFETs, using compact analytical model
    Darbandy, Ghader
    Lime, Francois
    Cerdeira, Antonio
    Estrada, Magali
    Ivan Garduno, Salvador
    Iniguez, Benjamin
    SOLID-STATE ELECTRONICS, 2012, 75 : 22 - 27
  • [7] Effects of wave function penetration on gate capacitance modeling of nanoscale double gate MOSFETs
    Khan, Asif Islam
    Ashraf, Md. Khalid
    Khosru, Quazi D. M.
    EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 137 - 140
  • [8] Extrinsic gate capacitance compact model for UTBB MOSFETs
    Martinez-Lopez, Andrea G.
    Tinoco, Julio C.
    Lezama, Gamaliel
    Conde, Jorge E.
    Esfeh, Babak Kazemi
    Raskin, Jean-Pierre
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2018, 33 (01)
  • [9] Analytical Threshold Voltage Model Using NEGF Approach for Nanoscale Double-gate MOSFETs
    Yang, Jian-Hong
    Cai, Xue-Yuan
    Yang, Ai-Guo
    Zhang, Zhi-Chen
    2008 2ND IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE, VOLS 1-3, 2008, : 534 - 538
  • [10] New Analytical Model for Nanoscale Tri-Gate SOI MOSFETs Including Quantum Effects
    Vimala, P.
    Balamurugan, N. B.
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2014, 2 (01): : 1 - 7